

# 250 MS/s Dual Channel Digital Storage Oscilloscope PM3320

# Service Manual

4822 872 05315 870302



WARNING: These servicing instructions are for use by qualified personnel only. To avoid electric shock do not perform any servicing other than that contained in the Operating Instructions unless you are fully qualified to do so.





### IMPORTANT

In correspondence concerning this instrument, please quote the type number and serial number as given on the type plate.

NOTE: The design of this instrument is subject to continuous development and improvement.

Consequently, this instrument may incorporate minor changes in detail from the information contained in this manual.

# **CONTENTS**

CHARACTERISTICS

PERFORMANCE CHECK

SAFETY INSTRUCTIONS .....

DISMANTLING THE INSTRUMENT	5
BLOCKDIAGRAM AND DESCRIPTION	6
INTRODUCTION TO CIRCUIT DESCRIPTIONS	7
CIRCUIT DESCRIPTIONS	8
ADJUSTING PROCEDURE	9
DISASSEMBLING AND ASSEMBLING	10
TROUBLE SHOOTING AND SERVICE DIAGNOSTICS	11
HANDLING OF COMPONENTS AND SOLDERING TECHNIQUES	12
SERVICE TOOLS	13
SAFETY INSPECTION AND TESTS AFTER REPAIR AND MAINTENANCE	14
PARTS LISTS	15
ACCESSORY INFORMATION	16

### SAFETY INSTRUCTIONS

# CONTENTS

	Safety instructions
1.1	Introduction
	Safety precautions
1.3	Caution and warning statements
1.4	Symbols
1.5	Impaired safety protection
1.6	General clauses

### 1.0 SAFETY INSTRUCTIONS

Read these pages carefully before installation and use of the instrument.

### 1.1 INTRODUCTION

The following clauses contain information, cautions and warnings which must be followed to ensure safe operation and to retain the instrument in a safe condition.

Adjustment, maintenance and repair of the instrument shall be carried out only by qualified personnel.

### 1.2 SAFETY PRECAUTIONS

For the correct and safe use of this instrument it is essential that both operating and servicing personnel follow generally-accepted safety procedures in addition to the safety precautions specified in this manual. Specific warning and caution statements, where they apply, will be found throughout the manual. Where necessary, the warning and caution statements and/or symbols are marked on the apparatus.

# 1.3 CAUTION AND WARNING STATEMENTS

CAUTION: Is used to indicate correct operating or maintenance procedures in order to prevent damage to or destruction of the equipment or other property.

WARNING: Calls attention to a potential danger that requires correct procedures or practices in order to prevent personal injury.

# 1.4 SYMBOLS

High voltage ≥ 1000 V (red)

Live part (black/yellow)

Read the operating instructions

Protective earth (black)

### IMPAIRED SAFETY PROTECTION

Whenever it is likely that safety-protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation. The matter should then be referred to qualified technicians. Safety protection is likely to be impaired if, for example, the instrument fails to perform the intended measurements or shows visible demance.

### 1.6 GENERAL CLAUSES

- 1.6.1 WARNING: The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts and accessible terminals which can be dangerous to live.
- 1.6.2 The instrument shall be disconnected from all voltage sources before it is opened.
- 1.6.3 Bear in mind that capacitors inside the instrument can hold their charge even if the instrument has been separated from all voltage sources.
- 1.6.4 WARNING: Any interruption of the protective earth conductor inside or outside the instrument, or disconnection of the protective earth terminal, is likely to make the instrument dangerous.

  Intentional interruption is prohibited.
- 1.6.5 Components which are important for the safety of the instrument may only be renewed by components obtained through your local PHILIPS organisation, (See also chapter 12).
- 1.6.6 After repair and maintenance in the primary circuit, safety inspection and tests, as mentioned in chapter 14 have to be performed.

# INTRODUCTION

CONTENTS
----------

2.0	Introduction	2-1

This compact dual channel digital storage oscilloscope features an extensive sampling rate of 250 Megasamples/s with a vertical bandwidth of 200 MHz and a vertical resolution of 10 bit.An outstanding feature is the AUTO-SET pushbutton facility, which automatically sets various controls of the instrument to suit the input signal value. In this way, optimum ease of operation is obtained as the input signal immediately presents a correct, stable display on the bright C.R.T. screen.

The brightness is independent of the time base settings. The M68000 microprocessor gives a wide choise of measurement and display possibilities, which can be selected via the ergonomic designed front panel.




Figure 2.1 250 Megasamples/s digital storage oscilloscope.

The oscilloscope is provided with integrated circuits (including thinfilm circuits), which guarantee highly-stable operation.

Furthermore, connection to the local mains is simplified by a tapless switched-mode power supply that covers most voltage ranges in use: 90 V...264 V a.c.

All these features make this oscilloscope suitable for a wide range of measuring applications.

# CHARACTERISTICS

# CONTENTS

3.0	Characteristics	3-1
3.1	Cathode ray tube	3-2
3.2	Signal acquisition	3-3
3.3	Channels A and B	3-5
3.4	Time base	3-10
3.5	Trigger	3-10
3.6	Memory	3-13
3.7	Display	3-14
3.8	Setting memory	3-15
3.9	Calculation facilities	3-15
	Auto setting	3-16
	Cursors	3-19
	Calibrator	3-19
	Power supply	3-20
	Options	3-21
	Sundries	3-23
	Mechanics	3-25
	Environmental	3-26
	Safety	3-29
	Accessories	3-29
3.20	Optional versions	3-29

### General

3.0

This instrument has been designed and tested in accordance with IEC publication 348 for Class I instruments. This specification is valid after the instrument has warmed up for 30 minutes,  $\,$ 

Properties expressed in numerical values with tolerances stated, are guaranteed by the manufacturer. Numerical values without tolerances are typical and represent the characteristics of an average instrument.

Within 5 minutes after switching on, the temperature difference inside the instrument has reached 70 percent of its end value.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.1	CATHODE RAY TUBE		
3.1.1	Туре	Philips D18-190GH/129	180 mm rectangular single beam tube.
3,1,2	Usefull screen area (h. x w.)	100 mm x 120 mm	For graticule see 3.1.7.
3.1.3	Screen type	GH (P31)	
3.1.4	Total accelera- tion voltage	16 kV	
3.1.5	Spot size	0,3 mm	Tube only.
3.1.6	Maximum trace distortion		Deviation from straight line.
	-@ screen periphery	1 mm	Outside central 80 mm (vert.) x 100 mm (hor.).
3.1.7	Graticule	Internal, fixed	
	-Illumination	Continuously variable	
	-Size (h. x w.)	80 mm × 100 mm	Centered @ 50 mm from top of CRT screen (hor.) and @ 50 mm from Left edge of CRT screen (vert.).
	-Engravings		
	division lines	@ 10 mm	Horizontal and vertical.
	2 mm tick marks	@ 2 mm	On vertical and horizontal central axes.
	0.5 mm tick marks	@ 2 mm	On horizontal lines #2,3,4,6,7,8.
	dots	@ 2 mm	On dotted lines @ 1,5 div and 6,5 div from top of graticule.
	percentages	100-90-10-0 %	To facilitate rise and fall time measurements.
3.1.8	Orthogonality		Measured @ centre of screen.
		90 <u>+</u> 0,5°	(Angle between X and Y axes, when traces are written in X- and Y direction alternately).

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.1.9	Intensity	Blank to max, intens.	Separate front panel controls for trace and text.
3.1.10	Focus	Manually set	Common screwdriver control on front for trace and text.
3,1,11	Trace rotation		Screw driver control on front; direction of screw driver rotation same as direction of trace rotation.
	-Minimum range	140	Either X or Y trace can be aligned with graticule, when environmental magnetic field is within 0,1 mT.
3.2	SIGNAL ACQUISITION		
3.2.1	Sampling type		
3.2.1	-@ 200 ns/div 360 s/div:	Real time	
	-@ 5 ns/div 100 ns/div:	Equivalent time	Random sampling.
3,2,2	Maximum sampling rate		Sampling rate depends on time/div setting.
	-Real time:	250 megasamples/s	
	-Equivalent time:	10 gigasamples/s	Repetitive only.
	-Ext. clock	50 kilosamples/s	Max. aperture uncertainty of 10 us.
3.2.3	Vertical (=voltage) resolution	10 bits	(= 0,1 % of full range).

CHARACTERISTIC	SPECIFICATION

# ADDITIONAL INFORMATION

3.2.4	Horizontal (=time) resolution		
	-In single Ch. or added Ch. acquisition		
	@ 1 ms/div 5 s/div	4096 samp./acquisition	I Sample = 0,025 % of full record.
	<pre>0 5 ns/div 500 us/div</pre>	512 samp./acquisition	1 Sample = 0,2 % of full record.
	-In dual channel acquisition		
	<pre>@ 1 ms/div 5 s/div</pre>	2048 samp./acquisition	1 Sample = 0,05 % of full record.
	<pre>@ 5 ns/div 500 us/div</pre>	512 samp./acquisition	1 Sample = 0,2 % of full record.
3.2.5	Record length	10,2 x time/div	Display in unmagnified position.
3.2.6	Acquisition time		
	-Real time	10,2 x time/div	
	5 s/div 1 ms/div	+ 1 ms/div	<b>)</b> .
	500 us/điv 200 ns/div	+ 10 ms	>Exclusive delay time. > >
	-Equivalent time		
	@ 5ns/div @ 100 ns/div	2 s 10 ms	) After this time there is ) a 99 % probability of ) all dots being updated ) to the new acquisition.
3.2.7	Sources	Channel A	) Both channels can be ) inverted before acquisi-
		Channel B	) tion.
3,2,8	Acquisition modes	1 channel only	Full memory available for 1 channel.
		2 channels	Simultaneously sampled; 2 channels share memory.
		Ch.A and ch.B added	Full memory available for added channels.
		Average	Combined with 1 channel only, 2 channels or ch. A and ch. B added.
		MIN / MAX	Combined with 1 channel only, 2 channels or ch. A
		A STATE OF THE STA	and ch. B added.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.2.9	Maximum time difference	200 ps	Two 2 channels are sampled simultaneously.
3.3	CHANNELS A AND M		
3.3.1	Input connector	BNC with probe read- out	Probe read-out causes in- strument to change V/div indication, input impe- dance and attenuator set- ting according to probe (when fitted with a probe indicator).
3.3.2	Input impedance (In high Z position)		For frequency > 1 MHz see Fig. 3.1.
	-R parallel	1 M Ohm ± 1 %	)In DC position of input }coupling. In AC position }of input coupling.: 18 nF
	-C parallel	14 př	yin series with R per. & >C per. >In 0 position of input >coupling: R per. =
	-Maximum input capacitance difference	1,5 pF	Capacitance difference between channel A, channel B and/or trigger input.
3,3,3	Input impedance (in 50 ohm position		
	-R parallel	50 Ohm <u>+</u> 1 %	In DC, AC and 0 position of input coupling.
	-VSWR (typical)	1,2:1	@ 200 MHz; in AC and DC pos. of input coupling.
3.3.4	Input coupling	a.c. d.c. 0	In 0 position: channel input disconnected from ENC and connected to ground.
3.3.5	Max. input voltage		Instrument should be pro- perly grounded through the protective-ground conduc- tor of the power cord.
	-In high Z position (d.c. + a.c. peak)	300 ♥	Up to 1 MHz; for freq. > 1 MHz see Fig. 3.2.
	-In 50 ohm position d.c., a.c. (r.m.s.) a.c. (peak)	5 V 5 V 50 V	<pre>} } Max. 50 mJ during any } 100 ms interval. }</pre>

Shift range

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.3.6	Deflection coefficient		
	-Steps	5 mV/div5 V/div	In a 1-2-5 sequence of 10 steps.
	-Vernier ratio	1:2,5	Continuously variable between steps.
	Read out accuracy	<u>+</u> 15 %	
	-Error limit (Ambient:1535°C)		Add 3 % for ambient: 050°C.
	overall	<u>+</u> 2 %	<b>)</b>
	up to memory	+ 1 %	>Vernier in 0 position.
	additional error	+ 15 %	Vernier not in O position.
3.3.7		-	
3.3./	Dynamic range	10 div	
3.3.8	D.c. offset control		Related to BNC input.
	-Range ( <u>+</u> 5%)		Input voltage within the limits of 3.3.5.
	Att. @ 5 mV/div 20 mV/div	<u>+</u> 5 ♥	In AUTO OFF-SET, the offset is automatically
	Att. @ 50 mV/div 0,2 V/div	<u>→</u> 50 ♥	<pre>}controlled such, that }sverage d.c. level of }signal is presented at</pre>
	Att. @ 0,5 V/div	<u>+</u> 300 V	)screen centre (+ )2 div), provided signal )is within offset range. )Shift is set to zero )(mid) level.
	-Resolution (± 5%)		
	Att. @ 5 mV/div 20 mV/div	5 mV	
	Att. @ 50 mV/div0,2 V/div	50 mV	
	Att. @ 0,5 V/div 5 V/div	0,5 ₹	

3.3.10 Frequency response (in 50 ohm position) Z source: 50 Ohm

-Lower transition point of BW

Input coupling in d.c.

DC position

Input coupling in < 10 Hz AC position

-Upper transition > 200 MHz (-3 dB) point of BW

(Ambient: 15..35°C) Deviation max. 30 MHz for ambient: 0...50°C.

3.3.11 Freq. resp. (In hi.Z pos, through

probe) -Lower transition

point of BW

Input coupling in d.c. DC position

Input coupling in < 1 Hz. AC position

-Upper transition > 200 MHz (-3 dB) point of BW (Ambient:

Z source = 25 Ohm. Probe according to 3,19.

Deviation max. 30 MHz for

ambient: 0...50°C.

15..35°C) 3.3.12 Bandwidth limiter

> -Starting point of 20 MHz (-3 dB) HF rejection

-Slope

6 dB/octave

3,3,13 Pulse response ( in 50 Ohm

position) (exclusive first

dot after transient) -Rise time

(Ambient: 15..35°c) < 1,75 ns

-Pulse aberrations

Overshoot

>< 6%

Z source = 50 Ohm; measured over central 6 div.

(Calculated from bandwidth x Rise time = 0,35). Add max. 0,25 ns for ambient: 0...50°C.

Tested with ca l ns rise time pulse.

During first 10 ns after transient.

Ringing

3.3.14 Pulse resp. (in hi.Z pos. through probe) (exclusive first dot after transient)

> ~Rise time (Ambient: 15..35°C)

< 1,75 ns

-Pulse aberrations Overshoot

}<u><</u> 6 %

Ringing

3.3.15 Max. base line instability

-Jump (Ambient 15..35°C):

when switching to 0,3 div added mode

when switching to 0,5 div MIN / MAX mode

between any V/div 0,15 div positions

when actuating 0,3 div

between AC, 0 and 0,1 div

when rotating

0,6 div

between any time/div positions

when switching to 0,5 div

magn. x5

0.1 div/h

-Temperature + 0,05 div/K

Z source: = 50 Ohm; measured over central 6 div. Probe according to 3.19.

(Calculated from bandwidth x Rise Time = 0,35).
Add max. 0,25 ns for ambient: 0...50°C.

Tested with ca 1 ns rise time pulse. During first 10 ns after transient.

Add 25 % for ambient: 0...50°C.

Input externally grounded.

}
}Measured in 20 mV/div
}position.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.3.16	Common mode rejection ratio	-	Both channels @ same attenuator setting; vernier for V/div setting adjusted for optimal CMMR at 10 kHz measured with max. 8 div input signal on each channel,
			(+ 4 div around zero).
	-@ 1 MHz	100:1	
	-@ 50 MHz	20:1	
3,3,17	MIN / MAX function		Time base setting 5 us/div 360 s/div. Average switched off.
	-Accuracy > 50 %	@ pulse > 3 ns	
	-Reset time	20 ns	
3.3.18	Average		Average formula after the first front change (MIN / MAX switched off).
			So(n)=So(n-1)+
	Constant is max.	64x	
		32 x or off	In ROLL mode.
3,3,19	Cross talk (according to IEC 351)	<-30 dB @ 100 MHz <-50 dB @ 2 MHz	

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.4	TIME BASE		
3,4.1	Modes	Recurrent Single shot Single scan	
		Multiple shot Multiple scan Roll	Up to 4 shots. Up to 4 scans. Can be stopped manually or by trigger.
3.4.2	Time coefficients		
	-In recurrent	5 ms/div5 s/div	
	-In single scan and multiple scan	5 ns/div100 ns/div	
	-In single shot and multiple shot	200 ns/div5 s/div	
	-In roll mode	50 ms/div360 s/div	
	-With EXT CLOCK	Depending on clock frequency	Input via EXT CLOCK, every clock pulse a sample is taken, so for single channel 4k samples are stored and for dual channel 2 times 2k samples.
	-Error limit (Ambient 1535 °C)		
	In equivalent time mode	+ 4 %	Add 2 % for ambient: 050°C.
	In real time mode	<u>+</u> 1 %	Add 0,5 % for ambient: 050°C.
3.5	TRIGGER		
3.5.1	Sources		
	-Signal trigger	Channel A Channel II EXT LINE	
	-Events	RXT	Serves as delay to signal trigger.
3.5.2	Input connectors	BNC	

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3,5,3	Input impedance of EXT trigger inputs		
	-R parallel	1 M Ohm + 1 %	In DC position of input coupling.
	-C parallel	14 pF	
	-Max. input capacitance difference	1,5 pF	Difference between channel A, channel B and EXT trigger input.
3.5.4	Coupling		
	-Signal trigger	d.c. a.c. LF rejected HF rejected Auto level TVF	According to CCIR.
	-Clock & events		
	trigger level	TTL ECL Through variable level	Adjustable via menu "trigger coupling" - events,
3.5.5	Max. input voltage (d.c. + a.c. peak)		Instrument should be pro- perly earthed through the protective-earth conductor of the power cord.
	-Clock trigger	300 ₹	
3.5.6	Signal trigger sensitivity (Ambient 1535°C)		Add 10 % for ambient: 050°C.
	-Channel A or B		
	@ 300 MHz @ 200 MHz @ 30 MHz	<pre> </pre> <pre>   <pre> </pre> <pre> </pre> <pre> </pre> <pre> </pre> <pre>   <pre> </pre> <pre> </pre> <pre> </pre> <pre> </pre> <pre>   <pre> </pre> <pre> </pre> <pre>  <pre>  <pre>  <pre>  <pre>  <pre>  <pre>  <pre>  <pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	
	-EXT		
	@ 300 MHz @ 200 MHz @ 30 MHz -EXT/10	≤ 300 mV ≤ 0,1 V ≤ 0,05 V	
	@ 300 MHz @ 200 MHz @ 30 MHz	≤ 3 V ≤ 1 V ≤ 0,5 V	

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.5.7	Slope selection	Positive going Negative going Dual slope	Level adjustable; not effective in random sampling and TVF.
3.5.8	Signal level control range		
	-Channel A or B	<u>+</u> 8 div	} }When not in AUTO position
	-EXT	<u>+</u> 0,8 V	of trigger mode.
	-EXT/10	<u>+</u> 8 V	<b>5</b>
	-Any source	Related to peak value	}In AUTO position of trig- }ger mode.
3,5.9	Frequency response		Trigger BW not affected by bandwidth limiter.
	-Lower transition point of BW		Ch. A and Ch. B coupling cascaded with trig. coupl.
	Trigger coupling in DC position	d.c.	
	Trigger coupling in AC position	10 Hz (- 3dB)	
	Trigger coupling in LF reject pos.	50 kHz (- 3 dB)	
	-Higher transition point of BW	see also 3.5.6.	
	Trigger coupling in HF reject pos.	50 kHz (-3 dB)	
3.5.10	Trigger delay		
	-Range	-109999 div	<pre>}can also be indicated in }time.</pre>
	@ 5 ns/div 100 ns/div	-10500 div	)
	-Number of events Max. frequency	19999 5 MHz	
	-Accuracy @ 5 ns/div 100 ns/div	† 1 % † 4 %	
			•

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.6	MEMORY		•
3.6.1	Memory size		
	-Registers	. 4	Registers #0, #1, #2, #3
	-Register depth	4096 words	
	-Wordlength	10 bits	
3.6,2	Functions	Clear	Register #8 is cleared, incl. pre-trigger memory and blanked if DOTS is selected.
		Save	Contents of register #Ø is saved in selected register (#1, #2 or #3).
		Write	Acquired signal is written into register #0,
		Lock	Memory system is locked, including register #0.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.7	DISPLAY		
3.7.1	Sources	Register #Ø Register #1 Register #2 Register #3	<pre>} }In any combination. }</pre>
3,7,2	Display expan- sion		
	-Horizontal		
	Steps:	lx64x	Y versus t
		1x8x	A versus B
	Vernier ratio	1:2,2	Continuously variable between steps. Recalculated value is displayed with an accuracy of ± 5 %.
	-Vertical		
	Steps:	0.2x, 1x and 5x	Both in Y versus t and Y versus X modes,
3.7.3	Display manipu- lations	Smooth	Reduces noise by adding a filter in the display section, that is only effective at time base 500 us/div 360 s/div.
		Dot join	Linearly interpolated between measured dots.
		Invert	Alle registers can be inverted.
3.7.4	Position range		All channels can be positioned independently.
	-Horizontal	<u>+</u> 5 div	From screen centre.
	-Vertical	<u>+</u> 5 div	From screen centre,

SPECIFICATION ADDITIONAL INFORMATION CHARACTERISTIC : 3.8 SETTING MEMORY 3,8,1 Memory size Max. 77 front settings 3.8.2 Functions Actual settings are stored Save in memory, replacing contents of memory cell indicated on CRT. Insert Actual settings are stored in memory: insertion is after memory cell indicated on CRT. Delete Contents of memory cell indicated on CRT is dele-Recall. Actual settings are replaced by contents of memory cell indicated on CRT. Actual settings are saved in "back-up" memory (= mem, cell #0), (Recall) Next Actual settings are replaced by contents of memory cell indicated on CRT increased by 1. Actual settings are saved in "back-up" memory (= memory cell #0). (Recall) Previous Actual settings are replaced by contents of memory cell indicated on CRT decreased by 1. Actual settings are saved in "back-up" memory (= memory cell #0). 3.9 CALCULATION FACILITIES RMS value 3.9.1 Functions Mean value )of portion between }cursors, or markers if Peak to peak value Rise or fall time }LOCATE is choosen.

Frequency (1/dt)
Multiplication

Whole register.

		· ·	
	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.10	AUTO SETTING		
3.10.1	Settling time	Typical 3 s	During plot, AUTO SET is
3.10.2	CRT functions		not possible.
	-Focus	Not influenced	
	-Trace intens	Not influenced	
	-Text intens	Not influenced	
3.10.3	Display functions		
	-Select	To register #0	
	-X-position	Zero	
	-Y-position	Zero	
	-Invert	Off	Only for register #0.
	-X-expand	*1	Vernier calibrated.
	-Y-expand	*1	
	-A versus B	Off	Only for register #0.
3.10.4	Cursors	Off	
	-Calculation	Off	
3.10.5	Text		
	-Reduced	Off	
	-Bottom text lines	Off	

3.10.6 Vertical acquisition

> Y-deflection source

Every source having a triggerable signal at

its input

ac

}Channel A if no trigger }is found.

Input impedance

-Accessory with probe read out

-Otherwise

According to probe read out

Not affected by AUTO SET

Input coupling Y-deflection

-10 mV <input vol- Approx. 4 div

tage <30 V -Input voltage <10 mV

Channel at 200 mV/div

Each channel is independently set.

)Vernier in calibrated }position.

Due to trigger uncertainty at freq. > 60 MHz or at duty cycle <> 50% sensitivity can deviate from above, but signal will remain on the screen.

Channel inverter

-Add

Off Off Off

-MIN / MAX

-Bandwidth limiter Off

-Average

Off Zero

-Offset

Y base line

position -In single

channel display

-In dual channel display

Ch. A

+ 0,3 div

Centre of screen

 $2 + 0,3 \, div$ above centre screen

Ch. M

 $2 + 0.3 \, div$ 

below centre screen

ADDITIONAL INFORMATION CHARACTERISTIC SPECIFICATION

3,10.7 Horizontal acquisition

> Mode Recurrent

External clock

TB deflection coefficient

-Signal frequency

Min. 2, max 6 signal 40 Hz ... 80 MHz periods over 10 div. 5 ns/div

Off

-Signal freq. > 80 MHz

-When no trigger 2 ms/div

found

3.10.8 Triggering

> -Delay Off Off -Events

-Source

Triggerable Ext

signal @ ext input

No signal @ ext Channel A or B input, but trigg.

signal @ channel A or B

No triggerable Channel A signal @ any input

-Mode Auto

TVF

-Level 50 ... 70% of peak to

peak value -LF reject Off

-HF reject Off

-Slope Positive

For TVF not affected.

For TVF not affected. For TVF not affected.

Channel with lowest input

frequency is selected. (Channel A when frequen-

cies are equal).

For TVF not affected

Trigger on fieldpulse with CCIR TV system.

Dc component of signal

neglected.

For TVF not affected.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.11	CURSORS		
3.11.1	Cursor intensity control	Independent of trace intensity but combined with text intensity	
3.11.2	Horizontal resolution		
	-In single channel mode	1 : 4096	
	-In dual channel mode	1 : 2048	
3.11.3	Vertical resolution	1 : 1024	·
3.11.4	Read out resolution	3 digits	
3.11.5	Voltage cursors		
	-Error limit <am- bient: 1535°C</am- 	<u>*</u> 2 %	Referred to input at BNC, error of probes etc. ex- cluded. Add 3 % for am- bient: 050°C.
	-Cursor Range	Visible part of sig- nal	Cursors cannot pass each other, (to avoid negative readings).
3,11,6	Time cursors		
	-Error limit	<u>+</u> 0,2 %	
3.12	CALIBRATOR		
3.12.1	Wave form		
	-Shape	Square wave	
3,12,2	Internal impe- dance	50 Ohm + 1 %	
3.12.3	Output voltage (peak to peak)	1 V <u>+</u> 1 Z	Open voltage; (halves when terminated with 50 Ohm). Positive going with respect to ground.
3.12.4	Output current (peak to peak)	20 mA <u>+</u> 2 %	Output short circuited; (halves when terminated with 50 Ohm).

2 kHz

3.12.5

-Nominal

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.13	POWER SUPPLY		
3,13,1	Source voltage a.c. (r.m.s)		
	-Nominal	100 V 240 V	
	-Limits of operation	90 V 264 V	
3,13,2	Source frequency		
	-Nominal	50 Hz 400 Hz	
	-Limits of operation	45 Hz 440 Hz	
3.13.3	Source waveform characteristics		@ Nominal source voltage.
	-Max. waveform deviation factor	10%	
	-Crest factor	1,271,56	
3.13.4	Allowable power source interruption	At least 20 ms	@ Nominal source voltage. After this time oscillo- scope settings are saved before instrument goes down. Automatic power up after restoration of Power line voltage. (For setting retention: see 3.15.1).
3,13,5	Power consump- tion (a.c. source)		@ Nominal source voltage.

160 W

ADDITIONAL INFORMATION

# 3.14 OPTIONS

For specification of an option refer to the separate manual of the option.

3.15 SUNDRIES

3.15.1 Data and settings retention

-Memory back up

2 V ... < 3,5 V

When instrument is switched off or during line power failure.

voltage

-Memory back up current drain

Typical 12 uA

@ 25°C.

-Recommended Batteries:

type

I.R 6

quantity

2 pcs 20 K

-Temperature rise of batteries -Retention time

Typical 2 years

-Temperature Range

0...+70°C

According to IEC 285, (= Alkaline manganese penlight battery), e.g. PHI-LIPS LR6 (9299 000 20734) or DURACELL MN 1500.

After warming up period of instrument.

@ 25°C, with recommended (fresh) batteries.

@ -40...0°C settings retention is uncertain. It is advised to remove batteries from instrument when it is stored during longer period (> 24 h) below -30°C or above 60°C.

UNDER NO CIRCUMSTANCES BATTERIES SHOULD BE LEFT IN THE INSTRUMENT @ TEMPERATURES BEYOND THE RATED RANGE OF THE BATTERY SPECIFICATIONS!

### 3.15.2 Probe Read Out

attenuator
Active current
probe
Active isolation
probe

-Vertical sensitivity setting

Passive probe Not affected Passive attenuator Not affected Active current probe 20 mV/div probe

-V/div and voltage cursor read out

Passive 10:1 probe 10 x higher
Passive 10 x 10 x higher
attenuator
Passive 100:1 100 x higher
probe

Passive 100 xattenuator
Active current In divisions
probe

Active isolation In divisions probe

With Philips probe provided with indicator ring.

Can be manually changed.

Can be manually changed.

)
)Offset read out is
)changed accordingly.
)
)

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.15.3	Analog plot output		
	-Connector	DIN 5 pole 45°	
	-Functions	Screen dump	Included channel identifier.
		Memory dump	Register selectable.
	-Sensitivity	1 V/Full screen + 3 % T V/Full memory + 3 %	<pre>} }Horizontal and vertical, }</pre>
	-Pen lift	TTL compatible	Pen-up is selectable (0 or 1). Open collector output; max. 12 V.
	-Plot time per dot	20 ms 2 s	Software selectable. Signal dependent.
•	-Plot sequence	Channel A first	In dual channel operation; with more registers star- ting with the lowest num- ber.
3.16	MECHANICS		
3.16.1	Height		Fits 5E in 19 inch rack.
	-Without feet and accessory pouch	176 mm (6,9 in.)	Add 15. mm (0,6 in.) for feet.
	-Feet and acces- sory pouch inclu- ded	250 mm (9,8 in.)	
3.16.2	Width	419 mm (16,5 in.)	Add 46 mm (1,8 in.) for handle.
3.16.3	Depth		
	-Randle excluded	570 mm (22,5 in.)	Add 35 mm (1,4 in.) for protective front cover.
	~With extended handle	670 mm (26,4 in.)	
3.16.4	Mass	18 kg	
3.16.5	Operating position	Horizontal	Standing on feet; may be tilted by handle.
3.16.6	Finish	Epoxy powder coated	
3.16.7	Printed circuit boards	Glass laminate epoxy	
3.16.8	Cooling	Fan aided convection	Maintenance free.

### 3.17 ENVIRONMENTAL

### 3.17.1 General

The characteristics are valid only if instrument is checked inaccordance with the official checking procedures. Details on these procedures and failure criteria are supplied on request.

3.17.2 Meets environmental MIL-T-28800C Type III requirements of Class 5, Style D

# 3.17.3 Temperature

Memory back-up batteries removed from instrument, unless batteries meet temperature specifications (see also 3.15.1).

-Operating

Min. low tempera- 0°C ture

Max. high tempera- + 50°C

ture

-Non operating (Storage)
Min, low tempera- -40°C

----

Max. high tempera- + 75°C ture

# 3.17.4 Maximum humidity

ture

-Operating and non- 95% Relative humioperating dity (Storage) Cf. MIL-T-28800C par. 3.9.2.3 tested cf. par. 4.5.5.1.1.

Cf. MIL-T-28800C par. 3.9.2.4 tested cf. par. 4.5.5.1.1.

Cf. MIL-T-28800C par. 3.9.2.3 tested cf. par. 4.5.5.1.1.

Cf. MIL-T-28800C par. 3.9.2.4 tested cf. par. 4.5.5.1.1.

Cf. MIL-T-28800C par. 3.9.2.2 tested cf. par. 4.5.5.1.1.

	CHARACTERISTIC	SPECIFICATION	ADDITIONAL INFORMATION
3.17.5	Maximum altitude		Cf. MIL-T-28800C par. 3.9.3 tested cf. par. 4.5.5.2.
			Memory Back-up batteries removed from instrument, unless batteries meet maxi- mum altitude specs.
	-Operating	4,5 km (15000 feet)	Maximum operating temperature derated 3°C for each km (for each 3000 feet) above sea level.
	-Non-operating (storage)	12 km (40000 feet)	
3.17.6	Vibration (Operating)		Cf. MIL-T-28800C par. 3.9.4.1 tested cf. par. 4.5.5.3.1.
	-Freq. 515 Hz		
	Sweep time Excursion (pk to pk)	7 min 1,5 mm	
	Max acceleration	$7 \text{ m/s}^2 (0,7 \text{ x g})$	@ 15 Hz.
	-Freq. 525 Hz		
	Sweep time Excursion (pk to pk) Max acceleration	3 min 1,0 mm 13 m/s <sup>2</sup> (1,3 x g)	@ 25 Hz;
	-Freq. 2555 Hz	13 11/6 (1,3 % g)	G EN EER.
	Sweep time Excursion (pk to pk)	5 min 0,5 mm	
	Max acceleration	$30 \text{ m/s}^2 (3,0 \text{ x g})$	@ 55 Hz.
	-Resonance dwell	10 min	@ each resonance freq. (or @ 33 Hz if no resonance was found). Excursion cf. 3.17.6.
3.17.7	Shock (Operating)		Cf. MIL-T-28800C par. 3.9.5.1 tested cf. par. 4.5.5.4.1.
	-Amount of shocks		
	total	18	
	each axis	6	(3 in each direction).
	-Shock wave form	half sine wave	
	-Duration	ll ms	

-Peak acceleration 300 m/s<sup>2</sup> (30 x g)

ments of:

ADDITIONAL INFORMATION CHARACTERISTIC SPECIFICATION 3.17.8 Bench handling Cf. MIL-T-28800C par. 3.9.5.3 tested cf. par. 4.5.5.4.3. -Meets require-MIL-STD-810. ments of: methode 516, proced, V 3.17.9 Salt atmosphere Cf. MIL-T-28800C par. 3.9.8.1 tested cf. par. 4.5.6.2.1. MIL-STD-810 -Structural parts meet requirements methode 509, proced. I of: salt solution 20% MIL-STD-461 Class B Applicable requirements of 3.17.10 EMI (Electro mag-Part 7: CEO3, CEO7, CSO1, netic interface) meets requirements CS02, CS06, RE02, RS02, of: RS03. VDE 0871 and VDE 0875 Grenzwertklasse B 3.17.11 Magnetic radiated Tested conforming IEC 351susceptibility 1 par. 5.1.3.1. -Maximum deflec-7 mm/mT (0,7 mm/gauss) Measured with instrument tion factor in a homogeneous magnetic field (in any direction with respect to instrument) with a flux intensity (peak to peak value) of 1,42 mT (14,2 gauss) and of symmetrical sine wave form with a frequency of 45...66 Hz. 3.17.12 Packing Meets requirements N1.N-1.88 3.17.13 Transportation Meets requirements AN-D628 -Packaged transportation drop meets requirements of: Mat. safe transp. ass. procedure 1A-B-2 -Packed transportation vibration meets require-

Mat, safe transp, ass, procedure 1A-B-1

	CHARACTERISTIC .	SPECIFICATION	ADDITIONAL INFORMATION
3.18	SAFETY		
3.18.1	Meets requirements		
	of:	IEC 348 Class I	
		VDE 0411 Class I	
		UL 1244	
		CSA 556B	
3.18.2	Approvals	VDE 0411 (applied for)	
		UL 1244 (applied for) CSA 556 (applied for)	
		one 330 (applied fol)	
3.19	ACCESSORIES		
3.19.1	Accessories furnished with instrument	2 x PM8929/09	10 MOhm, 10:1 passive probe with read out (1,5 m).
		Blue contrast fil- ter	Factory installed.
		Operating manual	
		Front cover	
3.20	OPTIONAL VERSIONS		
3.20.1	General		These options can be factory installed only.
3.20.2	Power Cord	Universal european North american United kingdom Swiss Australian	)Length 2,1m , (82,7 in.). )VDE, KEMA listed. )CSA, UL listed. )BSI listed. )SAV listed.
			)SAA listed.
3.20.3	Cabinet	Rack mount	




Figure 3.1. Input resistance Rpar. and capacitance Cpar. versus frequency.




Figure 3.2. Maximum input voltage (peak to peak) derating versus frequency.

# PERFORMANCE CHECK

# CONTENTS

4.0	Performance check	4-1
4,1	General information	4-1
4.2	Recommended test and calibration equipment	4-2
4.3	Preliminary settings	4-2
4.4	Checking procedure	4-3

### 4.0 PERFORMANCE CHECK

### 4.1 GENERAL INFORMATION

WARNING:

Before switching-on, ensure that the instrument has been installed in accordance with the Installation Instructions outlined in chapter 3.0 of the Operating Manual.

This procedure is intended to:

- check the instruments'specification.

 be used for incoming inspection to determine the acceptability of newly purchased instruments and/or recently recalibrated instruments.

- check the necessity of recalibration after the specified recalibration intervals.

NOTE:

The procedure does not check every facet of the instruments calibration; rather, it is concerned primarily with those parts of the instrument which are essential to measurement accuracy and correct operation. Removing the instrument covers is not necessary to perform this procedure. All checks are made from the outside of the instrument.

If the test is started within a short period after switching-on, bear in mind that steps may be out of specification, due to insufficient warming-up time.

Warming-up time under average conditions is 30 minutes.

The performance checks are made with a stable, well-focussed, lowintensity display. Unless otherwise noted, adjust the intensity and trigger-level controls as needed.

## NOTES:

- \* At the start of every check, the controls always occupy the preliminary settings AUTO SET position, unless otherwise stated,
- \* The input voltage has to be supplied to the channel A input; unless otherwise stated. Unless otherwise stated, the switches TIME/DIV, SHIFT A and B, X-POSITION, TRACE INTENS and TEXT INTENS must be put in such a position that a good read-out of the phenomena of interest is obtained.
- \* Tolerances given are for the instrument under test and do not include test equipment error.
- \* The given input impedance of the oscilloscope under test (being 50 ohm or 1 megaohm) are valid if the generator types are used that are given in chapter 13.1 "Recommended test and calibration equipment". If you use other types, the input impedances may be different
- \* For some checks, we make use of service routines. If you want additional information concerning these service routines refer to chapter 11 "Trouble shooting".
- \* In some checks in this chapter channel B is mentioned between brackets behind channel A. It is advised to perform the channel A checks first. After that the checks for channel B can be done.

# 4.2 RECOMMENDED TEST AND CALIBRATION EQUIPMENT

A complete list of all material necessary for both this performance check and also the adjusting procedure is given in chapter 13.1 in this manual.

### 4.3 PRELIMINARY SETTINGS

- Switch the oscilloscope on.
- Check that all the LED's in the front panel are on for 1 sec. during the power up routine of the instrument's microprocessor
- Press AUTO
- Check that after adjustment of TEXT INTENS and TRACE INTENS the readout information and a horizontal line become visible at the CRTscreen.

# 4.4 CHECKING PROCEDURE

•	POWER SUPPLY	
	IMPORTANT	The measurements of the power supply must be done with life voltages.  Therefore it is strongly advised to use a variable mains transformer with isolated primmry and secondary windings. Nevertheless
		these tests must only be done by a qualified technician who is aware of the danger involved.
. 1	SUBJECT	Mains voltage range
	TEST EQUIPMENT	Variable mains voltage transformer (and digital multimeter)
	SETTINGS	- Connect the oscilloscope (switched off) to the output of the variable mains voltage transformer. If the transformer has no output voltage read-out, you must connect the digital multimeter (a.c. voltage range) to the outputs of the transformer Connect the variable mains transformer to the mains and adjust the output voltage
	REQUIREMENTS	<ul> <li>Check that the oscilloscope starts up normally when switched-on at any voltage in the range 90264 V (a.c.). Preferred check points are 110, 220 and 240 V (a.c.)</li> </ul>
	MEASURING RESULTS	
	SETTINGS	- Switch the oscilloscope on at a mains voltage between 90264 V (a.c.) - Connect the input of Ch. A with the CAL voltage
	REQUIREMENTS	- Press AUTO - Adjust AMPL/DIV of Ch. A, TIME/DIV and other controls to a nice display of the CAL output voltage - Check that the display stays stable over
		the mains voltage range 90264 V (a.c.)

<sup>-</sup> Switch the oscilloscope off and disconnect the variable transformer from the mains

### A,2 SUBJECT

Mains voltage current

TEST EQUIPMENT

Variable mains voltage transformer and digital multimeter

SETTINGS

- Connect the oscilloscope to the variable mains transformer. In one of the mains conductors of the oscilloscope the digital multimeter (a.c. current range) must be
- present.

  Connect the transformer to the mains and switch the oscilloscope on. Graticule illumination must be on

## REQUIREMENTS

- Measure the current drain of the oscilloscope according to the table below (rms value). This current depends on the applied mains voltage and from the fact if the LEEE option is installed or not. The current with installed option is mentioned between brackets.

Mains voltage:	Current:
110 V (a.c.)	
	1,2 A (1,4 A)
220 V (a.c.)	0,55 A (0,65 A)
240 V (a.c.)	0,5 A (0,6 A)

MEASURING RESULTS

Disconnect the variable mains transformer from the mains and connect the oscilloscope directly to the mains voltage.

		4-5
В.	C.R.T. DISPLAY SECTION	
в.1	SUBJECT	Trace distortion
	TEST EQUIPMENT	L.f. sine-wave generator
	SETTINGS	- Press AUTO - Select input coupling GROUND - Shift the Ch. A trace in the vertical mid of the screen
	REQUIREMENTS	- Check that the Ch. A trace is exactly in parallel with the horizontal graticule lines - If not correct this with the screwdriver
		control TRACE ROT - Shift the Ch. A trace upwards and downwards and check if the deviation from the straight line does not exceed 0,1 div measured outside the central 8x10 div.
	MEASURING RESULTS	,
	SETTINGS	- Press AUTO - Apply a 2 kHz/1,6 V (pp) sine wave voltage to the Ch. A input socket.
		- Adjust the generator's output voltage to 8 div vertical deflection.
		- Select vertical display of Ch. A and B - Shift the Ch. A and Ch. B display in the vertical mid of the screen. - Select in the DISPLAY section A versus B
		display and switch register Ø on
	REQUIREMENTS	- Check that a vertical line of 8 div is displayed.  Shift this line to the left and the right by means of X-POSITION and check if the deviation from the straight line does not exceed 0,1 div outside the cetrol 8x10 div.
	MEASURING RESULTS	

SETTINGS

REQUIREMENTS - Check that the angle between the vertical graticule lines and the displayed line does not exceed 0,5 degree. MEASURING RESULTS С. VERTICAL DEFLECTION C.1 SHRIECT Input coupling Ch. A (B) TEST EQUIPMENT L.f. sine-wave generator - Apply a 1 kHz/120 mV (pp) to input socket A SETTINGS (B) - Press AUTO - Select 50 ohm and d.c. input coupling - Adjust AMPL/DIV to 20 mV/div for Ch. A (B) and the generator to an output voltage of 6 div. - Lower the generator frequency to 10 Hz. Vertical display must stay 6 div. - Select d.c. trigger coupling and adjust the LEVEL control for a triggered display - Select 20 ms/div with the TIME/DIV control - Select a.c. input coupling for Ch. A (B) REQUIREMENTS - Check that the amplitude of the displayed signal is 4.3 div or higher. MEASURING RESULTS SETTINGS - Select GROUND input coupling for Ch. A (B) REQUIREMENTS - Check that only a straight line is

displayed

MEASURING RESULTS

- Shift the vertical line in the horizontal

mid of the screen.

SUBJECT	Vertical	l deflection coeff	icients Ch. A (B)	
TEST EQUIPMENT	Sq. wave	Sq. wave calibration generator		
SETTINGS	l kHz, - Press - Select input	t d.c. input coupl impedance t 5 mV/div with th		
REQUIREMENTS		if the amplitude +or- 2%)	of the signal is 4	
MEASURING RESULTS	••••			
SETTINGS AND REQUIREMENTS	accord	ase the Ch. A (B) ding to the follow ccuracy of the dis	ing table and check	
Input voltage (pp	Y AMPL setting	g Requirements	Measuring results	
50 mV 0,1 V 0,2 V 0,5 V	10 mV 20 mV 50 mV 100 mV	5 div.(+or-2%) 5 div.(+or-2%) 4 div.(+or-2%) 5 div.(+or-2%)	****************	
1 V	200 mV	5 div.(+or-2%)	****************	

- Select 5 V/div input sensitivity for Ch. A SETTINGS (B) - Turn the VARIABLE gain of Ch. A (B) into the UNCAL position towards an input

500 mV

1 V

2 V

5 V

REQUIREMENTS Check that the accuracy of the vertical deflection is within +or- 15%

MEASURING RESULTS

2 V

5 V

10 V

20 V

C.2

Put the VARIABLE gain back in the calibrated position.

4 div. (+or-2%)

5 div. (+or-2%)

5 div, (+or-2%)

4 div. (+or-2%)

sensitivity of 10 V/div.

CIID TROP	
SUBJECT	Input impedance and capacitance Ch. A (B)
TEST EQUIPMENT	Sq.wave calibration generator and 1 megaohm/14 pF dummy probe 2:1
SETTINGS	- Apply a calibrated sq.wave signal of 1 kHz/50 mV (pp) to input Ch. A (B) via th dummy probe.  - Press AUTO - Select 5 mV/div with the Ch. A (B) AMPL/Dicontrol - Select d.c. input coupling and 1 megaohm input impedance
REQUIREMENTS	<ul> <li>Check if the amplitude of the signal is 4 div (+or- 2%) and that it is free from overshoot or undershoot</li> </ul>
MEASURING RESULTS	************************************
SETTINGS AND	- Increase the Ch A (3) input signal
SETTINGS AND REQUIREMENTS	- Increase the Ch. A (B) input signal according to the following table and chec the signal accuracy and pulse response.
REQUIREMENTS  Input voltage(pp)	according to the following table and chec
REQUIREMENTS  Input voltage(pp)	according to the following table and chec the signal accuracy and pulse response.
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resulting mV 5 div.(+or-2%)
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V 0,5 V 1 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul  10 mV 5 div.(+or-2%)
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V 0,5 V 1 V 2 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul  10 mV 5 div.(+or-2%)
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V 0,5 V 1 V 2 V 5 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul  10 mV 5 div.(+or-2%) 20 mV 5 div.(+or-2%) 100 mV 5 div.(+or-2%) 200 mV 5 div.(+or-2%) 200 mV 5 div.(+or-2%) 500 V 5 div.(+or-2%)
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V 0,5 V 1 V 2 V 5 V 10 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul  10 mV 5 div.(+or-2%)
REQUIREMENTS  Input voltage(pp) via dummy probe  0,1 V 0,2 V 0,5 V 1 V 2 V 5 V	according to the following table and chec the signal accuracy and pulse response.  Y AMPL setting Requirements Measuring resul  10 mV 5 div.(+or-2%) 20 mV 5 div.(+or-2%) 100 mV 5 div.(+or-2%) 200 mV 5 div.(+or-2%) 200 mV 5 div.(+or-2%) 500 V 5 div.(+or-2%)

		4-9
C.4	SUBJECT	Protection of 50 ohm input impedance Ch. A (B)
	TEST EQUIPMENT	L.f. sq.wave generator (source impedance 50 ohm)
	SETTINGS	- Select I megaohm input impedance - Apply a sq.wave signal of I kHz/6 V (pp) to the Ch. A (B) input - Press AUTO - Select 2 V/div with the Ch. A (B) AMPL/DIV control
	REQUIREMENTS	- Check if it is possible to switch Ch. A (B) from 1 megachm to 50 ohm input impedance This can be observed on the CRT because the signal amplitude halves and the softkey text 50 ohm becomes intensified.
	MEASURING RESULTS	
	SETTINGS	- Keep the instrument in 50 ohm position - Increase the output signal from the generator to 15 V (pp) (into 50 ohm) - Check if the instrument switches automatically back to 1 megaohm input impedance. The softkey text "I megaohm" becomes intensified now and the displayed
	WILLIAM PROVIDE	signal amplitude doubles.
	MEASURING RESULTS	
	SETTINGS	- Keep the instrument in 1 megachm position - Adjust the generator output voltage to 15 V (pp) (into 1 megachm)
	REQUIREMENTS	- Check that the Ch. A (B) input impedance cannot be switched to 50 ohm
	MEASURING RESULTS	

C.5	SUBJECT	Vertical dynamic range Ch. A (B)
	TEST EQUIPMENT	Constant amplitude sine-wave generator
	SETTINGS	- Apply a sine-wave of 200 MHz/2 V (pp) to the Ch. A (B) input. Select 50 ohm input impedance for Ch. A (B) - Press AUTO - Select 500 mV/div with the Ch. A (B) AMPL/DIV control - Readjust the output signal of the generator so that 4 div are displayed, - Select 200 mV/div with the Ch. A (B) AMPL/DIV control
	REQUIREMENTS	<ul> <li>Shift the displayed sinewave upwards and downwards and check that it is free from distortion</li> </ul>
	MEASURING RESULTS	
C.6	SUBJECT	Vertical bandwidth Ch. A (B) in 50 ohm and 1 megaohm positions
	TEST EQUIPMENT	Constant amplitude sine-wave generator
: :	SETTINGS	- Apply a sine-wave of 50 kHz/120 mV (pp) to the Ch. A (B) input - Press AUTO - Select 50 ohm input impedance (external termination resistor not necessary) Select 20 mV/div with the Ch. A (B) - AMPL/DIV control - Readjust the output signal of the generator so that exactly 6 div are displayed.
	REQUIREMENTS	- Increase the frequency of the generator up to 200 MHz  Check that the displayed amplitude via Ch. A (B) is always 4,3 div or higher over the complete bandwidth range  Adjust -if necessary- the TIME/DIV knob for a well-difined sine-wave
	MEASURING RESULTS	

TEST EQUIPMENT	Constant amplitude sine-wave generator, 50 ohm termination resistor and adapter BNC/probe tip.
SETTINGS	- Connect the termination resistor directly to the output socket of the sine-wave generator
	- Connect the 10:1 attenuator probe PM8929/09 to input A (B) of the oscilloscope This probe must be correctly compensated according to the procedure given in chapter 8:1.1.4 in the operating manual - Put the probe tip via the BMC/probe tip adapter in the 50 ohm termination at the generator - Readjust the generator so that exactly 6 div are displayed at a frequency of 50 kHz
REQUIREMENTS	- Increase the frequency of the generator up
	to 200 MHz  - Check that the displayed amplitude vis Ch. A (B) is always 4,3 div or higher over the complete bandwidth range.  - Adjust -if necessary- the TIME/DIV knob for a well-difined sine-wave
MEASURING RESULTS	
SUBJECT	Bandwidth limiter Ch. A (B)
TEST EQUIPMENT	Constant amplitude sine-wave generator
SETTINGS	- Apply a sine-wave of 20 MHz/120 mV (pp) to the Ch. A (B) input Press AUTO - Select 50 ohm input impedance - Select 20 mV/div with the Ch. A (B) AMPL/DIV control. - Readjust the output signal of the generator so that exactly 6 div are displayed.
REQUIREMENTS	so that exactly b div are displayed.  Switch the instrument's bandwidth limiter on (via vertical MODE and softkey PROCESSING)  Check that the amplitude of the displayed signal is 4,3 div.

C.7

### C.8 SUBJECT

# Pulse response Ch. A (B) in 50 ohm and I megaohm positions

### TEST EQUIPMENT

# Sq.wave calibration generator

# SETTINGS

- Apply the fast-rise output of the generator to the Ch. A (B) input. Maximum output voltage must be selected and a frequency of 1 MHz
- Press AUTO
- Select 50 ohm and d.c. coupled input
- Select 200 mV/div with the Ch. A (B) AMPL/DIV control. Adjust the generator output voltage to a deflection of exactly 6 or 5 div.
- Put the signal exactly in the vertical mid of the screen.
- Select 5 ns/div with the TIME/DIV control.

### REQUIREMENTS

- Check the pulse response during first 10 ns: the pulse abberations must not exceed +or- 6%. This means abberations of +or- 0,3 div (0,35 div) at an pulse amolitude of 5 div (6 div)
- For an accurate measurement it is necessary that the rise-time of the generator signal is l us. Eventual pulse distortion from the generator must also be taken into account.

......

### MEASURING RESULTS

### TEST EQUIPMENT

Sq.wave calibration generator, 50 ohm termination resistor and adapter BNC/probe tip

# SETTINGS

- Connect the termination resistor directly to the fast-rise output of the generator
- Connect the 10:1 attenuator probe PM8929/09 to input A (B) of the oscilloscope. This probe must be correctly compensated according to the procedure given in chapter 8,1,1,4 in the operating manual.
- Put the probe tip via the BNC/probe tip adapter in the 50 ohm termination at the generator
- Select 200 mV/div with the Ch. A (B)
  AMPL/DIV control. Adjust the generator
  output voltage to a deflection of W or 5
- Put the signal exactly in the vertical mid of the screen.
- Readjust the generator so that 5 or 6 div are displayed on the screen.

REQUIREMENTS	Check the pulse response during the first 10 ns: the pulse abberations must not exceed +or- 6%. Other conditions identical to the check with 50 ohm input impedance.
MEASURING RESULTS	
SUBJECT	Base line instability
TEST EQUIPMENT	ENC/banana adaptor PM9051 with interconnected outlets
SETTINGS	- Press AUTO without input signals Select Ch. A and B for vertical display - Position the A and B lines in the vertical mid of the screen - Select function ADD
REQUIREMENTS	- Check that the line that should be in the vertical mid of the screen does not have a displacement of more that 0,3 div.
MEASURING RESULTS	
SETTINGS	- Select Ch. A and B for vertical display - Position the Ch. A line I div. above the vertical mid of the graticule and the Ch. B line I div. under the vertical mid Select softkey function "PROCESSING" - Switch softkey function "MIN MAX" repeatedly on and off
REQUIREMENTS	- Check that the Ch. A and E lines do not jump more than 0,5 div.
MEASURING RESULTS	

C.9

SETTINGS	- Switch function "MIN MAX" off - Switch up and down through the complete range of the Ch. A and B AMPL/DIV control. This happens if you keep the knob fixed in one position
REQUIREMENTS	- Check that the Ch. A and B lines do not jump more than 0,15 div
MEASURING RESULTS	
SETTINGS	- Switch the softkey functions "A-INVERT" and "B-INVERT" repeatedly on and off
REQUIREMENTS	- Check that the Ch. A and B lines do not jump more than 0,3 div.
MEASURING RESULTS	••••
SETTINGS	<ul> <li>Switch the INVERT functions off</li> <li>Switch the Ch. A and B input couplings repeatedly between AC, DC and GROUND</li> </ul>
REQUIREMENTS	- Check that the Ch. A and B lines do not jump more than 0,1 div.
MEASURING RESULTS	
SETTINGS	- Ground the Ch. A (B) input externally by means of a BNC/banana adapter with interconnected outlets.  - Select d.c. input coupling for Ch. A and B Turn the controls VARIABLE gain Ch. A and B repeatedly between their extreme positions
REQUIREMENTS	- Check that the Ch. A and B line do not move more than 0,6 div.
SETTINGS	- Remove the ENC/banana adaptor - Put the VARIABLE gain controls in their CAL position - Shift the Ch. A and B line exactly in the vertical mid of the screen Switch the MACNIFY function repeatedly between Yxl and Yx5

REQUIREMENTS	- Check that the jump of the Ch. A and B line does not exceed 0,5 div
MEASURING RESULTS	
SUBJECT	Common mode rejection ratio
TEST EQUIPMENT	Constant amplitude sine-wave generator, terminator 50 ohm and T-piece
SETTINGS	- Apply a 50 kHz sine-wave of 1,6 V (pp) to input A and B via equal cables. The generator must be terminated with an external 50 ohm piece. Input impedance of oscilloscope channels 1 megaohm.  Press AUTO - Select 200 mV/div with the Ch. A and B AMPL/DIV controls - Position both signals exactly in the vertical mid of the screen Select B-INVERT mode and ADD-mode - Adjust either the VARIABLE gain control of Ch. A or B for minimal amplitude of the displayed signal.
REQUIREMENTS	<ul> <li>Increase the generator's frequency to 1 MHz (50 MHz)</li> <li>Check that the amplitude of the displayed signal does not exceed 0,08 div (0,4 div)</li> </ul>
MEASURING RESULTS	

C.10

SUBJECT

REQUIREMENTS

	TEST EQUIPMENT	Constant amplitude sine-wave generator and 1.f. sine-wave generator
	SETTINGS	- Select 50 ohm input impedance for Ch. A and M - Apply a 1.f. sine-wave of 1 kHz/1,2 V (pp) to the Ch. A input - Press AUTO - Select 200 mV/div for Ch. A - Select trigger COUPLING modes AC and HF reject - Apply a h.f. sine-wave of 100 MHz/0,2 V (pp) from the constant amplitude generator to the Ch. B input sensitivity must be 200 mV/div - Select ADD mode for vertical display. The display now shows the 1 kHz/6 div sinewave with much noise superimposed.
	REQUIREMENTS	- Select via vertical mode and processing the average mode. Now you can select the value "C" between 264. The higher C is choosen, the cleaner the display becomes: the noise is eliminated. A high C value has the disadvantage that the correction action lasts longer
	MEASURING RESULTS	
D,	HORIZONTAL DEFLECTION	11.000000000000000000000000000000000000
D.1	SUBJECT	Deflection coefficients time base
	TEST EQUIPMENT	Time marker generator
	SETTINGS	- Press AUTO - Select d.c. input coupling and 50 Ohm input impedance for Ch. A

- Select d.c. trigger coupling

generator to input Ch. A

display

- Apply the output signal of the time marker

- Adjust the LEVEL control for a triggered

- Check the deflection coefficient error according to the table below

Average function

Time markers(pp)	time base	Max. coefficient	Measuring
pulse frequency	setting/div	error	results
5 s	5 s	tor 1%	
2 s	2 s	+or 1%	
1 s	1 s	tor 1%	
0,5 s	0,5 в	tor 1%	
0,2 s	0,2 s	+or 1%	
0,1 s	0,1 s	+or 1%	
50 ms	50 ms	+or 1%	
20 ms	20 ms	+or 1%	
10 ms	10 ms	+or 1%	
5 ms	5 ms	+or 1%	
2 ms	2 ms .	+or 1%	
1 ms	1 ms	+or 1%	
0,5 ms	0,5 ms	+or 1%	
0,2 ms	0,2 ms	+or 1%	
0,1 ms	0,1 ms	+or 1%	
50 us	50 us	+or 1%	
20 us	20 us	+or 1%	
10 us	10 us	+or 1%	
5 us	5 us	+or 1%	
2 us	2 us	+or 1%	
1 us	l us	+or 1%	
. 0,5 us	0,5 us	+or 1%	
0,2 us	0,2 us	+or 1%	
0,1 us	0,1 us	tor 4%	
50 ns	50 ns	+or 4%	
20 ns	20 ns	tor 4%	
10 ns	10 ns	+or 4%	
5 ns	5 ns	tor 4%	1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	- 100		

<sup>-</sup> Remove the input signal

	Monova pila zispie o	*Buer
D.2	SUBJECT	Time base line instability
	TEST EQUIPMENT	-
	SETTINGS	- Press AUTO - Position the Ch. A base line in the vertical mid of the screen - Switch up and down through the complete range of the TIME/DIV switch. This happens if you keep the knob fixed in one position

- Check that the vertical jump of the line does not exceed 0,6 div.

MEASURING RESULTS

REQUIREMENTS

SUBJ	JECT	Trigger sensitivity via Ch. A (B)
TEST	r equipment	Constant amplitude sine-wave generators
SETT	TINGS	- Apply a sine-wave of 50 kHz/0,5 V (pp) to the Ch. A (B) input socket. Input impedance 50 ohm  Press AUTO  Increase the signal frequency to 30 MHz  Select 20 ns/div for the time base  Decrease the signal amplitude to 0,5 div (pp) displayed on the screen.
REQU	JIREMENTS	- Check that the signal of 30 MHz/0,5 div (pp) is correctly triggered via Ch. A (B). The pilot lamp NOT TRIG'D must be off.
MEAS	SURING RESULTS	
SETT	PINGS	- Increase the signal frequency to 200 MHz - Select 5 ms/div for the time base - Increase the signal amplitude to 1 div (pp)
REQU	JIREMENTS	- Check that the signal of 200 MHz/l div (pp) is correctly triggered via Ch. A (B). The pilot lamp NOT TRIG'D must be off.
MEAS	URING RESULTS	
SETT	rings	- Change the constant amplitude sine-wave generator into the type that is able to deliver 300 MHz into Ch. A( E) - Adjust the amplitude of the generator to 3 div (pp)
REQU	IREMENTS	- Check that the signal of 300 MHz/3 div (pp) is correctly triggered via Ch. A (B). The pilot lamp NOT TRIG'D must be off.
MEAS	URING RESULTS	************************************

D.4	SUBJECT	Trigger sensitivity via EXT (EXT:10)
	TEST EQUIPMENT	Constant sine-wave generators, terminator 50 ohm and T piece
	SETTINGS	- Apply a 50 kHz sine-wave of 100 mV (pp) (1 V (pp)) to input Ch. A and EXT TRIG. The generator must be terminated with an external 50 ohm terminator. From this terminator, the signal is supplied to EXT TRIG and Ch. A via a T-piece and two equal coaxial cables.  - Select 1 megachm input impedance for Ch. A Press AUTO - Select 20 mV/div (200 mV/div) for Ch. A
		- Trigger the time base on SOURCE EXT (EXT:10) - Increase the signal frequency to 30 MHz - Select 20 ns/div for the time base - Decrease the signal amplitude to 50 mV (pp) (500 mV (pp)). This can be monitored via Ch. A
	REQUIREMENTS	Check that the signal of 30 MHz/50 mV (pp) (500 mV (pp)) is correctly triggered via EXT (EXT:10) The pilot lamp NOT TRIG'D must be off
	MEASURING RESULTS	- <b></b>
	SETTINGS	- Increase the signal frequency to 200 MHz - Select 5 ns/div for the time base - Increase the signal amplitude to 100 mV (pp) (1 V (pp))
	REQUIREMENTS	- Check that the signal of 200 MHz/100 mV (pp) (1 V (pp)) is correctly triggered via EXT (EXT:10) The pilot lamp NOT TRIG'D must be off
	MEASURING RESULTS	***************************************

D.5

SETTINGS	- Change the constant amplitude sine-wave generator into the type that is able to deliver a signal of 300 MHz/300 mV (pp) (3 V (pp)) into the EXT TRIG input Terminate the generator's output signal with an external termination piece and apply it to the EXT TRIG input Adjust the generator's output signal ot exactly 300 mV (pp) (3 V (pp)) Select EXT (EXT:10) as a trigger source.
REQUIREMENTS	<ul> <li>Check that the sine-wave of 300 MHz/300 mV (pp) (3 V (pp)) triggers the time base correctly. The pilot lamp NOT TRIG'D must be off then.</li> </ul>
MEASURING RESULTS	••••••••••••
SUBJECT	Level control range Ch. A (B)
TEST EQUIPMENT	L.f. sine-wave generator
SETTINGS	- Apply a sine-wave of 50 kHz/1,6 V (pp) to Ch. A (B) - Select 50 ohm input impedance for Ch. A (B) - Press AUTO - Select 200 mV/div with the Ch. A and B AMPL/DIV controls Adjust the generator output voltage to a vertical display of 8 div Select a.c. trigger coupling - Select 100 mV/div with the Ch. A and B AMPL/DIV controls
REQUIREMENTS	- Shift the via Ch. A (B) displayed sine-wave upwards and downwards and check that the range of the LEVEL control lies at least between top and bottom of the sine-wave

D.6 SUBJECT

Level control range via EXT (EXT:10)

TEST EQUIPMENT

L.f. sine-wave generator, terminator 50 ohm and T-piece

SETTINGS

- Apply a 50 kHz sine-wave of 1,6 V (pp) (16 V (pp)) to input Ch. A and EXT TRIG. The generator must be terminated with an external 50 obm terminator. From this terminator the signal is supplied to EXT TRIG and Ch. A via a T-piece and two equal coaxial cables
- Select 1 megaohm input impedance for Ch. A Press AUTO
- Select 200 mV/div (2 V/div) for Ch. A
- Trigger the time base on EXT (EXT:10)
- Select a.c. trigger coupling
- Adjust the generator for a vertical display via Ch. A of exactly 8 div.

REQUIREMENTS

- Check that the range of the LEVEL control is at least between the top and bottom of the displayed sine-wave

D.7 SUBJECT Bandwidth of trigger filters TEST EQUIPMENT L.f. sine-wave generator, terminator 50 ohm and T-piece - Apply a 1 kHz sine-wave of 50 mV (pp) to SETTINGS input Ch. A and EXT TRIG. The generator must be terminated with an external 50 ohm terminator, From this terminator the signal is supplied to EXT TRIG and Ch. A via a T-piece and two equal coaxial cables - Select 1 megaohm input impedance for Ch. A - Press AUTO - Select 20 mV/div and d.c. input coupling for Ch. A and check that 2,5 div signal are displayed. If necessary the generator output voltage must be readjusted. - Select EXT as trigger source - Select a.c. and HF REJECT trigger coupling and adjust the LEVEL control for a welltriggered display - NOT TRIG'D lamp must be off - Increase the generator's frequency to 100 kHz. Time base in position 5 us/div REQUIREMENTS - Check that there is no position of the LEVEL control that gives a triggered display - Increase the generator's output voltage to 100 mV (+6 dB). This results in 5 div signal amplitude on the screen - Check that the LEVEL can be adjusted to a triggered display MEASURING RESULTS - Decrease the generators frequency to 5 Hz SETTINGS - Select 50 ms/div for the time base - Decrease the generator's output voltage to 50 mV (0 dB). This results in 2,5 div signal amplitude on the screen - Select a.c. trigger coupling REQUIREMENTS - Check that there is no position of the LEVEL control that gives a triggered display - Increase the generator's output voltage to

> 100 mV (+6 dB). This results in 5 div signal amplitude on the screen - Check that the LEVEL can be adjusted to a

triggered display

D.8	SUBJECT	Horizontal expansion accuracy
	TEST EQUIPMENT	Time marker generator
	SETTINGS	- Apply a 100 us time marker signal to the Ch. A input socket - Press AUTO - Select 200 us/div for the time base - Select a suitable input sensitivity with the Ch. A AMPI/DIV
		- Turn the X-EXPAND towards the UNCAL position 100 us/div
	REQUIREMENTS	Check for a display accuracy of + or - 5%
	MEASURING RESULTS	······································
D.9	SUBJECT	Positioning range vertical and horizontal
	TEST EQUIPMENT	Constant amplitude sine-wave generator
	SETTINGS	- Apply a 50 kHz/1,6 V (pp) sine-wave to the Ch. A (B) input socket Input impedance of Ch. A must be 50 ohm - Press AUTO - Select 200 mV/div input sensitivity for Ch. A (B) - Adjust the generator output voltage to a vertical display of exactly # div.
	REQUIREMENTS	- Turn the Ch. A (B) SHIFT clockwise and check that the sine-wave does not cover the 5 div in the bottom half of the screen - Turn the Ch. A (B) SHIFT anti-clockwise and check that the sine-wave does not cover the 5 div in the top half of the screen
	MEASURING RESULTS	
	1.	
	SETTINGS	- Turn the Ch. A or B SHIFT so that the 8 div signal are exactly in the vertical mid of the screen
		- Turn the X-POSITION clockwise and check that the left 5 div of the screen are not covered by the signal.  - Turn the X-POSITION anti-clockwise and check that the right 5 div of the screen are not covered by the signal.
		are not covered by the signal.

E.	CURSORS	
E.1	SUBJECT	Voltage cursor accuracy
	TEST EQUIPMENT	Sq. wave calibration generator
	SETTINGS	- Apply a sq.wave voltage of 1 V (pp) to the Ch. A input - Press AUTO
		<ul> <li>Select 200 mV/div for Ch. A and a.c. input coupling</li> <li>Select 1 megaohm input impedance for Ch. A</li> </ul>
		- Press LOCK - Press CURSOR - Select cursors on REG A
		- Position the 1st CURSOR in the horizontal mid of the top of the waveform - Position the 2nd CURSOR in the horizontal
		mid of the bottom of the waveform
	REQUIREMENTS	Check for a voltage cursor read-out of $1000~\text{mV}$ + or - $20~\text{mV}$
	MEASURING RESULTS	•••••
.2	SUBJECT	Time cursor accuracy
	TEST EQUIPMENT	Time marker generator
	SETTINGS	- Apply 1 ms time marker signal to the Ch. A input
		- Press WRITE - Press AUTO
		- Select a suitable AMPL/DIV position for Ch. A
		- Select 1 ms/div for the time base - Press LOCK
		- Press CURSOR
		- Select REG A
		<ul> <li>Position the 1st CURSOR and the 2nd CURSOR so that they cover a distance of 8 time marker intervals</li> </ul>
	REQUIREMENTS	Check for a time cursor read-out of 8 ms
	REQUIREMENTS	+ or - 0,0016 ms

F.	CALIBRATION VOLTAGE	
F.1	SUBJECT	Calibration voltage frequency accuracy
	TEST EQUIPMENT	
	SETTINGS	- Connect the CAL output voltage with the Ch. A input - Press AUTO - Press LOCK - Press CURSOR - Select cursors on REG A
	REQUIREMENTS	Check by positioning of the cursors that the duration of one period of signal is 500 us (+or- 1,5 us)  Check also the duration of both halves of a period are equal. This is important for the rms voltage measurement in 6.2
	MEASURING RESULTS	***************************************
		- Select WRITE again.
F.2	SUBJECT	Calibration voltage accuracy
	TEST EQUIPMENT	Digital multimeter and 50 ohm termination resistor
	SETTINGS	Connect the multimeter (a.c. rms voltage range) between the instrument's measuring earth and the CAL output socket and measure the rms value of the output voltage directly and with terminated (50 ohm) CAL output
	REQUIREMENTS	Check for a voltage read out of 500 mV (+or- 5 mV) respectively of 250 mV (+or- 2,5 mV)
	MEASURING RESULTS	•••••

G.	PLOT OUTPUT	
-	SUBJECT	Accuracy of vertical and horizontal plot output voltages
	TEST EQUIPMENT	Digital multimeter and l.f. sq.wave generator
	SETTINGS	- Plug the plot cable into the DIN plot output socket at the rear of the instrument - Apply a sq.wave signal of 100 Hz/1,6 V (pp) to input A and B - Press AUTO
		<ul> <li>Select 200 mV/div for Ch. A and B and d.c. input coupling</li> <li>Position the two sq.wave signals in the vertical mid of the screen with SHIFT A</li> </ul>
		and B  Increase the generator's output voltage so that the displayed signal shows clipping  Select A versus B via the DISPLAY mode and switch register RB on  Select 20 ms/DT via the menu PLOT SELECT ANALOG
		- Press softkey "analog". The oscilloscope starts the plot action. This can be seen because the dot moves from left to right in the bottom of the screen.
	REQUIREMENTS	- Measure with the digital multimeter (d.c. voltage range) the maximum voltage at the vertical plot output (red banana plug, black is mass). This voltage must be 1000 mV + or - 30 mV - Measure with the digital multimeter (d.c. voltage range) the maximum voltage at the horizontal plot output (blue banana plug,
		black is mass). This voltage must be 1000 mV + or - 30 mV
	MEASURING RESULTS	***************************************

DISMANTLING THE INSTRUMENT 5

# DISMANTLING THE INSTRUMENT

### CONTENTS

5.0	Dismantling the instrument	5-1
	General information	
	Removing the covers	
5.3	Access to parts for the adjusting procedure	5-2

# 5.0 DISMANTLING THE INSTRUMENT

# 5.1 GENERAL INFORMATION

This section provides the dismantling procedures required for the removal of components during repair operations. All circuit boards removed from the instrument must be adequately protected against damage, and all normal precautions regarding the use of tools must be observed. During dismantling a careful note must be made of all disconnected leads so that they can be reconnected to their correct terminals during assembly.

## CAUTION: Damage may result if:

- the instrument is switched on when a circuit board has been removed.
- a circuit board is removed within one minute after switching-off the instrument.

## 5.2 REMOVING THE COVERS

The instrument is protected by three covers: a front protection cover, a top cover and a bottom cover. To facilitate the removal of the instrument's covers, first put the front protection cover in position.

Then proceed as follows:

- Hinge the carrying handle clear of the front protection cover.
- Stand the instrument on its protective front cover on a flat surface.
- Unscrew the two screws A and B present in the left foot and the two screws C and D present in the right foot at the rear panel and remove these feet (see figure 5.1).
- The top cover and the bottom cover (without carrying handle) can be removed by shifting them backwards and lifting them of the instrument.
- NOTE: When reinstalling the top and bottom covers again, take care that the wiring (coaxial cables and flat cables) is not damaged.

Reinstalling the top and bottom covers has to be done in the reversed order as described above.

# 5.3 ACCESS TO PARTS FOR THE ADJUSTING PROCEDURE

After performing the actions which are described in section 5.2, all adjustment points are easily accessible.




Figure 5.1 Removing the rear feet.

BLOCKDIAGRAM AND DESCRIPTION 6

# BLOCK DIAGRAM AND DESCRIPTION

# CONTENTS

6.0	Blockdiagram and description	6-1
6.1	Acquisition section	6-1
6.1.1	The vertical channels	6-1
6.1.2	The signal switches and peak detectors	6-3
6.1.3	The P <sup>2</sup> CCD circuits and control logic	6-3
6.1.4	The ADC circuit	6-4
6.1.5	The trigger, trigger events and trigger delay circuits	6-5
6.1.6	The delta-t and digital time base circuits	6-5
6.1.7	The acquisition control logic	6-6
6.2	The calculation section	6-6
6.3	Display and plot section	6-7
6.3.1	The SAVE function	6-8
6.3.2	Trace display	6-8
6.3.3	Text display	6-9
6.3.4	Display control	6-10
6.3.5	Z-control	6-10
6.3.6	Plot-output	6-11
6.3.7	Option handling	6-11
6.3.8	Calibrator	6-11
6.4	Front section	6-11
6.5	Control section	6-12
6.5	Power supply section	6-13
6.7	The aquisition system	6-33
6.7.1	Introduction	6-33
6.7.2	Roll mode	6-33
6.7.3	Direct mode	6-33
6.7.4	P <sup>2</sup> CCD mode	6-34
6.7.5	Random sampling mode	6-36
6.7.6	Miscellaneous	6-36

#### BLOCKDIAGRAM AND DESCRIPTION

This chapter serves to explain the main functions of the oscilloscope. The system can be divided into a number of sections:

- Acquisition section
- Calculation section
- Display and plot section
- Front section

6.0

- Control section
- Power supply section

### 6.1 ACQUISITION SECTION

By means of the acquisition section the analog signals are sampled and converted into digital codes. Before conversion the analog input signals must be adapted so that an Analog to Digital Converter (ADC) is able to convert them.

### 6.1.1 The vertical channels (units A27...A32, A35)

The vertical section consists of two identical channels A and II with a sensitivity range of 5 mV/div...5 V/div in a 1-2-5 sequence. Each channel includes a probe indication and an input protection circuit.

HF and LF attenuator and EXT trigger unit (units A27, A28, A29 and A30)

Since channel A and B attenuator units are identical, only channel A is described. The input signal is applied to the vertical input socket. From here the signal is split up into two components; namely:

- The HF (high frequency) component applied to the CAPACITIVE ATTENUATORS block, which gives signal attenuation of x100, x10 or x1.
- The LF and DC (low frequency and direct current) components applied to the COMPARATOR block. The OFFSET control signal coming from the MANAGEMENT UNIT is applied to the FEEDBACK RESISTORS block together with an offset bias level from the OFFSET BIAS circuit. The output of the FEEDBACK RESISTORS block is then applied to the COMPARATOR for vertical OFFSET control. In the input of the COMPARATOR, a d.c. blocking capacitor is present for the AC-coupled mode. This capacitor is short-circuited by a switch contact in the DC-coupled mode.

The output signals from the CAPACITIVE ATTENUATORS and from the COMPARATOR are added and amplified by the SUMMATION STACE AND OUTPUT AMPLIFIER. The output signal is routed to the VERTICAL SIGNAL UNIT. A part of the output signal is fed back via the FEEDBACK RESISTORS block to the input of the COMPARATOR where it is compared with the LF and DC components in the input signal, Various feedback resistors can be selected in the FEEDBACK RESISTORS block. This occurs simultaneously with the selection of the attenuation coefficients of the CAPACITIVE ATTENUATORS.

The input impedance of the attenuator unit can be changed from 1 MOhm to 50 Ohm if the 50 Ohm termination resistor is switched on. If the dissipation in this resistor is excessive, the TEMPERATURE SENSING CIRCUIT gives an alarm to the microprocessor system. This alarm is routed via the line that is also used for the probe indicator to the PROBE DET. AMD 50 OHM PROT. ADC on the MANAGEMENT UNIT.

The EXT TRIG circuit operates in the same way as the channel attenuators A and B. However, there are only two attenuation steps. The LINE trigger signal (LATR), applied to the FEEDBACK RESISTORS block comes from the POWER SUPPLY. The selected output signal is applied to the TRIGGER SOURCE SELECTOR block.

The EVERTS/EXT CLOCK input circuit is identical to the EXT TRIG input circuit, except the EVENT LEVEL signal coming from the MANAGEMENT UNIT which determines the level on which the trigger is passing through. The output signal is applied to the EVENTS AMPLIFIER on the VERTICAL SIGNAL unit.

Vertical signal unit (unit A32)

The output of the summation stage of the HF ATTENUATOR UNIT is fed to the VAR ATTENUATOR-circuit via the PRE-AMPLIFIER which determines the attenuator factors x1, x2 and x5. The VAR-circuit is controlled by the VAR DAC which on its turn is controlled by the VAR frontpanel control via the data bus and the VAR-SHIFT LATCHES on the MANAGEMENT unit cachieve continuous control of the signal amplitude. Via the NORMAL-INVERT circuit the signal is routed to the BANDWIDTH LIMITER AND SHIFT-circuit. The SHIFT is controlled by the SHIFT DAC via the data bus and the VAR-SHIFT LATCHES on the MANAGEMENT unit.

The channel A as well as the channel B output signals are applied to the CHANNEL SWITCH.

This switch can be switched for single channel A, single channel B, dual channel or add. In add the added signal is present on the channel A output.

The setting of the channels is realized via the microprocessor system and the MANAGEMENT unit. The microprocessor system is able to react on changes on the frontpanel or on selection of softkey functions by the operator of the instrument.

#### Management unit (unit A25)

The settings of the vertical channels A, B, EXT TRIG and EVENTS/ EXT CLOCK input and also the VERTICAL SIGNAL UNIT are controlled by the microprocessor system via the ATT. - VERTICAL SIGNAL AND TRIGGER LATCHES block on the MANAGEMENT UNIT.

On this unit the digital control codes from the microprocessor system are converted into analog values by the Digital to Analog Converters (DAC): TRIGGER LEVEL, OFFSET A (B), EVENT LEVEL.

The VAR-SHIFT DAC's are driven, via the VAR-SHIFT LATCHES.

The analog 50 0hm and probe detection signals are converted into a digital code by the PROBE DETECTION AND 50 0HM PROT. ADC circuit and can be read by the microprocessor system.

DATA and ADDRESS BUFFERS are also present on this unit to buffer the data and control signals for the DAC's, ADC's and several latches. A number of control signals is generated by the ADDRESS DECODER.

A SERIAL-PARALLEL CONVERTER circuit converts the serial data from the DELTA-t CIRCUIT on the clock unit into parallel data, which is applied to the microprocessor system when an ILØ6--LT interrupt signal is generated.

Communication between the CCD logic and the microprocessor system is possible via an INPUT LATCH and an OUTPUT LATCH.

# 6.1.2 The signal switches and the peak detectors (unit A33)

The CHANNEL SWITCH output signals are each applied to a SIGNAL SWITCH which is controlled by an OUTPUT LATCH and by the ACQUISITION CONTROL LOCIC via the STATUS LOGIC.

Depending on the selection of the MIN / MAX softkey function, signals

Depending on the selection of the MIN / MAX softkey function, signals are fed through PEAK DETECTORS or not. Controlling and resetting of the FEAK DETECTORS is done in a rhythm which depends on the time base speed.

# 6.1.3 The P<sup>2</sup>CCD circuits and control logic (unit A33 and A26)

Signals from the signal switches are passing  $\mathbb{P}^2$ CCD circuits. These profiled peristaltic charged coupled devices acts as analog shiftregisters which are able to store signal samples in a rhythm which depends on the selected time base speed. This rhytm is generated by the FAST TIME BASE DIVIDER and via DRIVERS applied to the  $\mathbb{P}^2$ CCD circuits. For time base speeds which can not be handled by the ADC anymore, the  $\mathbb{P}^2$ CCD devices are used for time conversions. This means that signal samples can be sampled by the  $\mathbb{P}^2$ CCD circuit in a high rhythm up to 250 MHz and later converted by an ADC circuit in a lower rhythm, 200 kHz per channel. This lower rhythm is generated by the SLOW CLOCK DIVIDER.

Each channel contains a P<sup>2</sup>CCD device which contains two sections of 256 signal samples. So in each channel 512 signal samples can be present.

The output signals of the  $P^2\mathrm{CCD}$ 's are applied to East CLAMP / INTEGRATE / HOLD circuits. These CIH circuits are able to hold the signal information for a time which is long enough for the TRACK AND HOLD circuit behind them to take them over. The holded signal levels are applied to a  $P^2\mathrm{CCD}$  CHANNEL SWITCH and

The holded signal levels are applied to a P\*CCD CHANNEL SWITCH and to differential stages, whose outputs also are applied to the P\*CCD CHANNEL SWITCH. The P\*CCD CHANNEL SWITCH switches in a way which depends on the selected time base modes under the control of the P\*CCD OUTPUT LOGIC.

This logic also generates a start conversion signal for the ADC, which is also a clock signal for the SHIFT REGISTER in the ACQUISITION CONTROL LOGIC.

This switch places the output signal samples in serial and transports them to the TRACK AND HOLD circuit on unit  ${\tt Ali.}$ 

The P<sup>2</sup>CCD system is controlled by a CCD LOGIC which delivers control signals and which controls the FAST TIME BASE DIVIDER which produces the clock signals for the P<sup>2</sup>CCD devices. The logic is controlled by trigger signals, and by the ACQUISITION CONTROL LOGIC. This ACQUISITION CONTROL LOGIC thandles the timing in the different time base modes.

The CCD LOGIC also controls the PEAK DETECTOR RESET LOGIC which generates the reset pulses for the PEAK DETECTORS.

Aliasing (f sampling < 2x f trigger) is detected by an ALIASING DETECTOR of which the output signal is applied to the microprocessor system via an INPUT LATCH to control the frontpanel ALIASED lamp.

Auto triggering can be selected by the microprocessor system via the OUTPUT LATCH. The AUTO TRIGGER LOGIC receives the trigger pulses from the CCD LOGIC and produces an auto trigger for this CCD LOGIC when during a time of 100 ms no trigger signal appears. The NOT TRIG'D frontpanel lamp is controlled via the INPUT LATCH and the microprocessor system.

The TRIGGER DELAY COUNTER is a down counter of which the loading is effected by the microprocessor system with a value derived from the softkey settings in combination with he TIME/DIV switch setting. Upon the receipt of a trigger pulse from the CCD LOGIC the TRIGGER DELAY COUNTER starts counting time base output pulses until its zero state is reached.

This effects in a pulse which stops the sampling of new input signal samples by the PTCOD devices. The PTCCD contents can now be corrected, converted, stored in TRACE REGISTER RØ and displayed on the CRT screen.

# 6.1.4 The ADC circuit (unit All)

Signal levels from the P<sup>2</sup>CCD CHANNEL SWITCH are applied to a TRACK AND HOLD circuit which is able to hold the levels for a time long enough for the ADC circuit behind it to do the conversion to a 12-bit digital word. The ADC is able to perform conversion with a maximum speed of 400 kHz and is controlled by the ADC LOGIC. The 12-bit digital code is converted from straight binary into two's complement by the CODE CONVERT circuit and then latched in the SAMPLE DATA LATCH for further data handling by the Digital Processing Unit (DPU). The ADC output is also connected to an OVERFICOW DETECTION circuit, which on its turn is connected with the DPU.

6.1.5 The trigger, trigger events and trigger delay circuits (unit A26, A31 and A32)

A trigger signal can be derived via the TRIGGER SOURCE SELECTOR circuit from one of the sources channel A, channel B, the EXT TRIG input socket or the LINE frequency. The selected trigger signal is via softkey selectable TRIGGER FILTERS and a TRIGGER AMPLIFIER with trigger slope selection applied to an AUTO P-P LEVEL DETECTOR circuit where it is influenced by a signal derived from the frontpanel TRIGGER LEVEL control via the TRIGGER LEVEL DAC. It also delivers the DC level of the input signal to an AUTO OFFSET ADC, which converts this into a digital code for the microprocessor system, which is used for AUTO OFFSET.

The trigger signal is then applied to a TRIGGER AMPLIFIER + TV SYNC SEPARATOR where it can pass a tv. sync. separator, if selected. Next the TRIGGER LOGIC generates trigger pulses from the trigger signal. These trigger pulses go to the TRIGGER SYNC LOGIC on unit A49.

Signals from the EVENTS AMPLIFIER on the VERTICAL SIGNAL UNIT are applied to an EVENTS COUNTER which can be preset by a value which is generated by the microprocessor system depending on the number of events selected by the user.

The trigger signal from the TRIGGER LOGIC as well as the output signal from the EVENTS COUNTER are fed to the TRIGGER SYNC LOGIC.

6.1.6 The delta-t and digital time base circuits (units A26, A34, A48)

A DELTA-t CIRCUIT is introduced to measure the time between the moment of triggering and the real sample moment. This is needed to know for the different modes, on which memory location, converted digital codes have to be stored.

The DELTA-t CIRCUIT consists of a DIGITAL TO ANALOG CONVERTER, an INTEGRATOR and an ANALOG TO DIGITAL CONVERTER.

The input voltage for the INTEGRATOR is determined by the microprocessor system and via the DAC applied to the INTEGRATOR. The INTEGRATOR is started on a trigger from the TRIGGER SYNC LOGIC and is stopped when the first sample is taken. The output voltage of the INTEGRATOR, which is a measure for the time between the trigger pulse and the sample pulse, is converted via A SERIAL PRALLEL CONVERTER circuit into parallel data. These are applied to the microprocessor system via DATA BUFFERS after an IL96--LT interrupt signal is generated.

A 100 MHz OSCILLATOR and a 125 MHz OSCILLATOR, which are controlled by the microprocessor system applies a signal to the FREQUENCY DOUBLER on unit A48.

The output signal (PAST CLOCK) can be divided by the FAST TIME BASE DIVIDER by different factors. These factors depend on the selected time base speed. The dividers are set for a certain factor via the microprocessor system. The selected frequency depends on the selected time base position.

A SLOW CLOCK GENERATOR and a SLOW CLOCK DIVIDER generate a slow clock signal for the slow time base settings.

The ADDRESS DECODER and the CONTROL LATCH enable the microprocessor system to have control the over time base circuits.

#### The acquisition control logic (units A5 and A9) 6.1.7

The ACOUISITION CONTROL LOGIC controls the timing of the acquisition section in all the different time base modes.

The circuit is operating in a different way for each of the four timebase modes ROLL - DIRECT - P2CCD and RANDOM SAMPLING.

The ACQUISITION CONTROL LOGIC is informed about the mode by the microprocessor system via the MODE REGISTER.

This MODE REGISTER also controls the SLOW TIME BASE LOGIC and the SHIFT LOGIC.

The SLOW TIME BASE LOGIC generates various control signals for the various time base settings in the ROLL and DIRECT modes. The SHIFT LOGIC keeps track of wether samples that are taken are still in the P2CCD or are leaving it and informs the DPU CONTROL via the

#### 6.2 THE CALCULATION SECTION (units A8 and A9)

The calculation section consists of a Data Processing Unit (DPU unit A9) which is a very fast microcomputer system with a cycle time of 125 nsec.

It takes data from the ADC, performs calculations on it and sends the data to the TRACE DATA LATCH. All data is transported via the BUFFER.

The possible calculations are:

- digital MIN / MAX function in the ROLL and the DIRECT mode
- zero channel substraction in the P2CCD mode

STATUS MUX.

- interpolation in the P<sup>2</sup>CCD and the RANDOM SAMPLING mode
- overflow detection

To perform the calculations the DPU has a number of calculation registers and function blocks:

- REGISTER I, II and III
- SHIFT REGISTER
- +/- (complement function)
- ADDER
- LIMIT DETECTION

An overflow at the ADC is detected by the OVERFLOW DETECTION circuit. which enables the REFLECTION SUPPRESSION.

The DPU has registers in which data are stored. These are:

- PRE-TRIGGER RAM.
  - This is used as a shift register and contains pre-trigger data in the DIRECT mode.
  - It is also used as work space for the digital MIN / MAX calculations.
- AVERAGE RAM.
- Used for average calculations.
- FLAC RAM.

In this ram is stored wether samples are real samples or samples obtained by interpolation. If an ovwerflow occurs, this is also stored by means of a flag. Flags are stored by means of the FLAG HANDLER.

The DPU is controlled by the DPU control (unit A8). The heart of the DPU control is the CONTROL MEMORY. This serves as a program memory for the DPU.

This memory is loaded for the various functions by the microprocessor system via the ADDRESS MULTIPLEXER and the BUFFER.

The DPU control has a PIPELINE REGISTER, which holds the current instruction, while the next instruction is fetched from the CONTROL MEMORY.

The instruction which is fetched depends on the address given by the ADDRESS MULTIPLEXER.

This address depends on data given by the STATUS MULTIPLEXER, which on its turn gets status signals from various function blocks. The PIPELINE REGISTER is controlled by the START/STOP logic and the CONTROL LATCH.

When a DPU program is finished, the START/STOP LOGIC informs the microprocessor system about this via interrupt line IL62--LT.
The INSTRUCTION REGISTER and the CONTROL REGISTER, control the operation of the DPU control.

The ADDRESS GENERATOR generates addresses for the PRE TRIGGER RAM, the AVERAGE RAM and the FLAG RAM.

The ADDRESS GEMERATOR consists of an ADDRESS REGISTER and a PRETRIGGER COUNTER, which can be loaded via a buffer. The MULTIPLEXER selects the ADDRESS from the PRETRIGGER COUNTER or from the ADDRE adds the addresses from the ADDRESS REGISTER and the OFFSET JUMP REGISTER. The latter enables the DPU to make jumps in program execution. In the DIRECT MODE, the TRIGGER ADDRESS COMPARATOR generates a signal when all available pretrigger samples have been transported to the

TRACE MEMORY.

The ADDRESS DECODER enables the microprocessor system to have control over the calculation section.

#### 6.3 DISPLAY AND PLOT SECTION (units Al, A2, A3 and A4)

The display section consists of hardware to display trace data as well as text data on the C.R.T display.

A complete display cycle for all traces and all texts to be displayed, is realized in less than 20 ms. This results in a stable and flicker-free display.

Trace data words from the DPU system which have to be copied to the TRACE MEMORY in the display section are latched in the TRACE DATA LATCH in the rhythm of the DPU clock and the display section is for each new trace data word informed via the HANDSHAKE LOGIC (signal sample ready) that it is available for storage in REGISTER RØ of the TRACE MEMORY.

Addresses for the TRACE MEMORY are then generated by the COPY ADDRESS COUNTER. This counter which is corrected to the TRACE MEMORY via ADDRESS MULTIFILEMER II starts each new copy cycle for a complete new trace with the generation of address zero. It counts then by the same rhythm as the DPU. After the storage of each trace data word in the TRACE MEMORY, a sample ready acknowledge signal is given to the DPU via the HANDSHAKE LOGIC.

#### 6.3.1 The save function

When a SAVE function is selected, the contents of REGISTER RØ is copied in one or more of the REGISTERS R1, R2 or R3. The trace data words are then first saved in the SAVE LATCH before they are saved in the selected REGISTER.

The REGISTER can be addressed then by the DISPLAY ADDRESS COUNTER via ADDRESS MULTIPLEXERS I AND II.

### 6.3.2 Trace display

X=t display mode

The trace data words to be displayed are transferred from the TRACE MEMORY via the DISPLAY CONTROL LATCH to an INVERT stage which offers the facility to invert the stored data before display. This facility can be softkey selected per register.

Data passes then a VERTICAL EXPAND stage of which the expand factor is set in combination with the gain factor of the Y AMPLIFIER later in the signal path. In this way, the Y/5, Y\*1 and Y\*5 vertical expand modes are realized.

The resulting data is latched in a LATCH and vertical position information, which is calculated by the microprocessor and applied via a VERTICAL POSITION LATCH, can be added by a VERTICAL POSITION ADDER stage. It is then converted from 2's complement into straight binary by the CODE CONVERT circuit and latched in a YDAC LATCH before the conversion by the digital to analog converter YDAC. The converter output signal can then be deglitched by a SAMPLE AND HOLD circuit and influenced by a DOT JODN/SHOOTH circuit. It is then amplified by a Y AMPLIFIER by a factor which depends on the selected vertical expand factor. The signal is then applied to a Y FINAL AMPLIFIER which directly drives the vertical deflection plates of the C.R.T.

Horizontal deflection signals are derived from the addresses for the TRACE MEMORY, which are generated by the DISPLAY ADDRESS COUNTER. These addresses are applied via the DISPLAY ADDRESS DATA BUFFFER to the HORIZONTAL EXPAND I CIRCUIT.

Horizontal expand factors of \*1, \*2, \*4 and \*8 can be realized. After expansion, horizontal position information, which is calculated by the microprocessor system and applied via a HORIZONTAL POSITION LATCH, can be added by a HORIZONTAL POSITION ADDER stage.

An additional expend factor of \*1 or \*8 can be realized in the HORIZONTAL EXPAND II circuit before the conversion by the digital to analog converter XDAC.

The converter output signal can then be deglitched by a SAMPLE AND ROLD circuit and influenced by a DOT JOIN/SMOOTH circuit. It is then amplified by an X AMPLIFIER of which the gain factor depends on the setting of the continuous X-EXPAND control on the frontpanel. This information is applied via an X-EXPAND LATCH and an X-EXPAND DAC to the X-AMPLIFIER.

The signal is then applied to an X FINAL AMPLIFIER which directly drives the horizontal deflection plates of the C.R.T.

A versus B display mode

This display mode is only selectable in dual channel mode. The channel N TRACE MEMORY contents is applied to the vertical deflection plates of the CRT in a way as described for the X-t display.

For horizontal deflection the channel A TRACE MEMORY contents is used instead of the addresses from the DISPLAY ADDRESS COUNTER. The channel A trace data is converted from 2's complement into straight binary via the CODE CONVERT circuit and then transferred via the AVSB DATA BUFFER to the horizontal signal path and the horizontal deflection plates as described before for the X=t display addresses.

# 6.3.3 Text display

The text which has to be displayed, is generated by the microprocessor system and stored in the TEXT MEMORY.

Data is transferred from the microprocessor data bus via the DATA/TEXT BIDIRECTIONAL LATCH to the TEXT MEMORY.

Addresses from the microprocessor address bus are applied to the TEXT MEMORY via ADDRESS MULTIPLEXER I.

Each dot to be displayed on the C.R.T screen is stored in the TEXT MEMORY by a word consisting of a vertical and a horizontal coordinate and an intensity flag.

There are a number of different text blocks like:

Top area text	(TAT)
Trace area text	(TRAT)
Bottom area text	(BAT)
Softkey text	(SKT)
Miscellaneous text	(MSC)

The vertical coordinates are applied to the vertical deflection plates of the C.R.T. via a TEXY/TRACE BIDIRECTIONAL BUFFER and in a way as described for the X-t display.

The horizontal coordinates are applied via the LINE TEXT DATA BUFFER (for TAT, TRAT and BAT) or via the SOFTKEY TEXT DATA BUFFER (for SKT) or via the AVSB DATA BUFFER (for MSC) to the horizontal signal path and the horizontal deflection plates as described before for the X=t display addresses.

The intensity flag is used to inform the Z-stage about normal or intensified display.

## 6.3.4 Display control

Each display cycle, which consists of a fixed sequence of trace data blocks followed by a fixed sequence of text blocks, is controlled by the microprocessor system.

The microprocessor system places via a DATA BUFFER preset and control data into a number of OUTPUT PORTS, an Z + INTERRUPT TIMER and a PRESET REGISTER for the DISPLAY ADDRESS COUNTER, at the start of the display of each display data block.

At the same moment new position information is placed in the VERTICAL POSITION LATCH and in the HORIZONTAL POSITION LATCH.

At the end of each display block an interrupt signal ILØ5--LT is generated which is applied to the microprocessor system to ask for the actual preset and control data for the next display block.

# 6.3.5 Z-control (unit Al and A25)

The Z-AMPLIFIER is controlled by the following circuits:

- Reflection detection circuit
- Overscan detection circuit
- Z detection circuit

# Reflection detection

Reflection is caused by adding a position information to a signal information in the vertical as well as in the horizontal signal path which causes an overflow in the highest (non-existing) bits. Such an overflow causes the top of the signal being displayed at the bottom of the display like it is a reflection. In a similar way an underflow causes a reflection in the top of the display, Both situations can also occur in horizontal direction. These reflection can be detected by the REFLECTION DETECTION circuit and via the Z-DETECTION circuit suppressed by the Z-AMPLIFIER.

#### Overscan detection

Signals have to be displayed within the trace area of 8x10 divisions of the C.R.T. screen. Overscan in one of the four screen area directions is detected by the OVERSCAN DETECTION circuit and suppressed by the Z-AMPLIFIER.

#### Z-detection

Via the Z-DETECTION which is controlled by the Z-TIMER circuit the trace will be blanked when no traces or texts have to be displayed. The text can also be intensified if required. The last, for example, for active functions.

The Z-DETECTION output signal is applied to the Z-AMPLIFIER where it is influenced by the INTENSITY controls for the trace as well as for the text. The resulting signal is applied via the final Z-AMPLIFIER to the Wehnelt Cylinder of the CRT thus controlling the intensity of the trace in the screen. The focussing of the trace is controlled via the FOCUS block, under the influence of a FOCUS control by a signal which is applied to the focus grid of the CRT.

The a.c. and d.c. components of the output blanking signal from the Z-AMPLIFIER are guided along different paths.
The a.c. path runs straight to the FINAL Z-AMPLIFIER vis a high

voltage capacitor.

The d.c. component is modulated with 200 kHz by a MODULATOR, guided via a high voltage capacitor to the high voltage part and demodulated again by a DEMODULATOR. The resulting components are added and applied to the FINAL Z-AMPLIFIER and from there to the Wehnelt cylinder of the C.R.T.

# 6.3.6 Plot-output (unit Al)

Once per cycle of 20 ms a value can be plotted via the ANALOG PLOT INTERFACE. The X and Y informations are derived from the FINAL AMPLIFIERS and the penlift control is realized via the Z-AMPLIFIER stage.

#### 6.3.7 Option handling

For OPTION handling the TRACE MEMORY as well as the TEXT MEMORY can be addressed via the microprocessor system address bus.

The data flows from the microprocessor system data bus to or from the TRACE MEMORY and the TEXT MEMORY is realized via the DATA/TEXT and TEXT/TRACE BIDIRECTIONAL latches.

#### 6.3.8 Calibrator (unit A1)

A CALIBRATOR generator generates a 1 Vp-p 2 kHz calibration signal for the user which can be used to check the calibration of the system.

# 6.4 FRONT SECTION (units Al3 and Al4)

The front section contains a number of softswitches (the softkeys beside the CRT inclusive) and rotary controls (optical switches) of which the settings are read by the microprocessor system.

The softswitches are placed in a SOPT SWITCH MATRIX which places a row of switch settings in the FRONT SWITCH BUFFER each time that the matrix is addressed by the microprocessor system. The complete matrix is scanned every 40 ms.

The optical switches generate interrupt signals ILØ3--LT for the microprocessor system when they are operated by the user and the microprocessor in turn addresses the circuit after which the information (from the ROTARY ENCODER) about the direction of rotation is placed on the data bus for interpretation by the microprocessor system.

The front section also contains a number of front panel leds which are controlled by the microprocessor system via LED DRIVERS.

The addresses which are generated by the microprocessor system, are decoded by a number of ADDRESS DECODERS.

#### 6.5 CONTROL SECTION (units A5 and A6)

The control section consists mainly of a powerfull MICROPROCESSOR system configuration, with an 68000 uP, a RAM MEMORY for data and a ROM MEMORY containing the system software. The MICROPROCESSOR is running at a frequency of 8 MHz which is provided by a CLOCK GENERATOR which is driven by a 16 MHz OSCILLATOR.

An ADDRESS DECODER decodes a number of addresses resulting in a number of I/O SKLECT signals for the various units and a number of MEMORY SELECT signals for the various memories via the I/O and MEMORY SELECT BUFFERS.

Interrupt signals from various units are applied to an INTERRUPT PRIORITY LEVEL DECODER. From here the interrupt with the highest priority is send to the MICROPROCESSOR.

A WATCHDOG circuit detects abnormel program sequences vis an OUTPUT FORT and resets the MICROPROCESSOR via the RESET/HALT block in order to restart the program. This is done by a monostable flip flom.

A BUS ARBITER controls the system bus and can give the control over the bus to processors which are fitted on options, if they ask for bus control via their BUS REQUEST signals.

The battery voltage is compared with a reference voltage by a COMPARATOR. The battery status as well as the settings of the on board SERVICE switches are applied via an INPUT PORT to the microprocessor system.

A too low battery voltage results via a SUPPLY VOLTAGE SWITCH in the saving of the memory contents.

The following functions are performed by this control section:

- Front panel settings are read and processed.
- Front panel leds are controlled.
- Time base, trigger delay counter, events counter and acquisition control logic circuits are set in accordance to the user selected settings.
- Digital processing circuits are provided with a separate programm which depends on on the selected functions.
- The display system for trace, text and analog plot out data is controlled.
- If an option is installed, the complete handling is controlled,

# 6.7 THE ACQUISITION SYSTEM

#### 6.7.1 Introduction

Below is a brief explanation of the principle of the acquisition system.

It is assumed that:

- The oscilloscope is in recurrent mode (except roll mode)
- The oscilloscope is in single channel mode
- Average is off
- MIN/MAX is off
- Trigger delay by events is deselected

It is recommended to read this section together with the sections 8.5.3, 8.8.2 and 8.26.2.

#### 6.7.2 Roll mode

After a new time base setting counter 3 in the slow time base logic (D1801 on unit A5) counts down the P^CCD length, to enable the  $P^2$ CCD to be filled with good samples. Next ENSWIB goes high and the acquisition can start.

The P<sup>2</sup>CCD takes continuously samples with a rate of 400 kHz, which appear 256 transport clocks later at the output, after which they are corrected (analog zero correction) and converted by the ADC. The DPU takes only a sample if it comes together with a TKSA pulse. The repetition rate of this pulse depends on the time base setting. The samples are placed in the pretrigger ram of the DPU which contains the data for a full trace.

These data are shifted through when a sample is taken, to obtain the roll effect.

Each time the display section generates a SYDP, a full sweep of trace data are transported to the display ram in one stroke, to avoid discontinuities in the trace.

### 6.7.3 Direct mode

After a time base setting counter 3 in the slow time base logic (D1801 on unit A5) counts down the P^CCD length, to enable the P^CCD to be filled with good samples. Next ENSWTB goes high and the acquisition can start.

First the DPU loaded and started by the microprocessor. Next the DPU generates TRRY to the A.C.L., which on its turn generates TDLD--LT to load the trigger delay counter. Next HDOF goes low and the system waits for the first incoming trigger pulse.

At the arrival of a trigger pulse, the trigger delay counter starts counting down at the frequency of SYSWTB, which is determined by the time base setting.

The trigger delay counter generates TDUF when it has counted down to zero. If the trigger delay setting was zero divisions, the trigger delay counter was preset to zero. TDUF causes the A.C.L. to generate DAVA 256 transport clocks later, which enable the samples to shift through the P<sup>2</sup>CCD. The samples are corrected (analog zero correction) and converted by the ADC. When DAVA is high, the DPU takes the samples only if they come together with a TKSA pulse.

The repetition rate of TKSA depends on the time base setting.

The samples are stored in the pretrigger ram.

Transport of samples to the display section happens asynchronously. As soon as a sample is ready for transport to the display section and the trace data latch is released, the sample is placed in the trace data latch.

When a complete sweep of 4096 samples is processed in this way, an interrupt is generated to the microprocessor and the DPU stops. Next the microprocessor restarts the DPU, which on its turn generates TRRY, and so on.

When pretrigger is selected, TRXY is delayed which enables the DPU to take samples to get the desired pretrigger samples, which are stored in the pretrigger ram. After a trigger and DAVA as many samples are taken, that together with the available pretrigger samples, a full sween of 4096 samples is made.



Figure 6.3 Basical timing diagram - Direct mode.

### 6.7.4 P<sup>2</sup>CCD mode

In this mode the time conversion principle is used. After a new time base setting, the P<sup>2</sup>CCD starts taking samples, with a rate that is determined by the sample clock. The frequency of the latter depends on the time base setting, but is much higher than in the direct mode.

The DPU is loaded and started by the microprocessor, Meanwhile the  $P^2 CCD$  is already filled with samples.

Next the DPU generates TRRY to the A.C.L., which on its turn generates TDLD--LT to load the trigger delay counter. Next HDOF goes low and the trigger delay counter waits for the first incoming trigger pulse.

The P<sup>2</sup>CCD contains all pretrigger samples. At the arrival of a trigger pulse, the trigger delay counter starts counting down at the frequency of the sample clock, which is equal to the frequency of the transport clock. The trigger delay counter generates TDUF when it has counted down to zero. If the trigger delay setting was zero divisions, the trigger delay counter was preset to 512, which is equal to the P<sup>2</sup>CCD length. In case of a pretrigger selection of 10 divisions, the trigger delay counter is preset to zero.

As TDUF is generated, the  $P^A_{\rm CCD}$  contains all samples for the complete sweep, so the taking of samples is stopped. TDUF also causes the CCD logic to change the transport clock frequency to 100 kHz and

to make CDRD high.

Also DAVA goes high and the DPU takes all uncorrected and converted samples from the ADC and places them in the pretrigger ram, When this is done, the A.C.L. generates RSSW and ZECH. The P2CCD reads zero voltage samples with the fast sampling clock, determined by the time base setting. This is done during a time which is long enough to be sure that in the slowest PZCCD mode the whole PZCCD is filled with zero voltage samples. This is timed by the A.C.L. After this time the A.C.L. generates RSSW, which causes the CCD logic to make CDRD high. Now 512 zero voltage samples are taken by the DPU and substracted from the corresponding samples in the pretrigger ram (digital leakage correction). Next the DFU calculates all interpolated samples. When the whole sweep is ready, the trace data are transported in one stroke to the display section, thereby ignoring the SYDP signal. At last an interrupt is generated to the microprocessor and the DPU stops. Next the microprocessor restarts the DPU; which on its turn generates TRRY and so on.




Figure 6.4 Basical timing diagram - P2CCD mode.

### 6.7.5 Random sampling mode

The random sampling mode operates roughly in the same way as the  $P^2 CCD \ mode$ ,

The main differences are:

- The sampling frequency is independent of the time base setting (50 MHz).
- The number of samples that is read in every stroke depends on the time base setting.
- The trigger delay counter is preset in such a way that the samples used at every road out stroke are almost at the output of the PCCD as TDUF is generated.

The time that passes by to let the samples shift to the output is used to inform the DPU sbout the result of the delta-t measurement (the time difference between the trigger pulse and the first sample pulse). The DPU uses this to place the samples in the correct locations in the pretrigger ram.

When the zero voltage samples are processed, a new sweep of samples with probably a different deltart result is done and so on. Once in every display cycle (20 ms) SYDP goes high.

Then the DFU calculates interpolated samples and transports the trace data, which is possibly not a complete sweep, in one stroke to the display section.

In this way as many as possible sweeps can be done, for the fastest time base setting only 2 or 3 samples are taken every sweep.

When a transport of trace data to the display section is finished, an interrupt is generated to the microprocessor and the DPU stops. As in the other modes, the microprocessor restarts the DPU to start the whole cycle again.

# 6.7.6 Miscellaneous

- The special modes are combinations of the direct mode and the P<sup>2</sup>CCD mode.
- Maximum resolution mode is a combination of P<sup>2</sup>GCD mode and random sampling mode.
- In single scan mode the microprocessor checks the sample flags in the display ram to determine if a scan is complete.
- In dual channel mode, the signal CHPT (channel pointer) informs the DPU from which channel the samples are.
- In MIN/MAX mode the signal MMPT informs the DPU if the samples come from the min or from the max peak detection.
- The average function is completely performed in the DPU.

INTRODUCTION TO CIRCUIT DESCRIPTIONS

# INTRODUCTION TO CIRCUIT DESCRIPTIONS

# CONTENTS

7.0	Introduction to circuit descriptions	7-
7.1	General	7-
7.2	Explanation of signal name set up	7-
7.2.1	Signal names	7-
7.2.2	Signal name list	7-
7.3	Location of electrical parts	7-

#### 7.0 INTRODUCTION TO CIRCUIT DESCRIPTIONS

#### 7.1 GENERAL

The functioning of the circuits is explained in chapter 8.0 "CIRCUIT DESCRIPTION" per unit in the sequence of the unit numbers (A ..). Every unit section contains the circuit description, the lay-out of the p.c.b., the circuit diagram(s) and s signal-name list, indicating the signal sources and signal flow.

### 7.2 EXPLANATION OF SIGNAL NAME SET UP

# 7.2.1 Signal names

Signal names consists of 2 parts:

- a functional part of maximal 6 characters

- a realisation part of 2 characters



The realisation part is optional. If it is used then the functional parts consists of 6 characters. If necessary dummy's (minus signs) are used in the functional part, to make it 6 characters long.

The first character of the realisation part has the following meaning:

- H: active high signal
- L: active low signal
- X: irrelevant (e.g. counter outputs)

The second character of the realisation part is used to identify signal levels:

- A: analogue C: CMOS 12V or 15V
- D: CMOS 5V
- E: ECL -4,5V or -5,2V
- T: TTL 5V or HCT



Sometimes the functional part can also be used for a serial number e.g. to indicate a buffered version of a signal.

Example: CHPT--01

## 7,2,2 Signal name list

Each unit description in chapter 8.0 "CIRCUIT DESCRIPTIONS" contains a list with the signal names used in that unit given in alphabetical order.

Behind each name, a description is given and is mentioned on which unit the signal is generated.

unit the signal is generated on the unit itself, the other units on which the signal is used (signal destination(s)) are mentioned, otherwise a minus sign is filled in.

If the signal flows over more units in sequence, the path is

indicated.

Example: The battery voltage (BAVO) comes from unit A66 via A20, A19 and A12 to A6. On unit A66 is indicated: A20-A19-A12-A6.

Some signals may have more signal sources, because the sources have open collector output circuits, or 3-state output circuits. In this case the sources are mentioned, separated with a plus (+) sign.

As signal source is always indicated, the unit where the signal is generated.

A number of power supply lines and ground lines, which are generated on POWER 1 unit Al9, are not mentioned on the signal name lists because they appear in almost every unit.

These signal names can be found on the signal name list of POWER 1 unit Al9 itself, and are in the destination column indicated with "general".

Power supply lines, which are derived from the power supply lines mentioned above, are also not mentioned in the list.

The destinations of the data-bus and address-bus lines from the microprocessor system on MTCROPROCESSOR unit A6 are also indicated with "general", because almost all units are involved. This is also done for the signals UPRD-LT (microprocessor read) and UPWT-LT (microprocessor write).

# 7.3 LOCATION OF ELECTRICAL PARTS

The itemnumbers of the electrical parts C..., R..., V..., N..., D... and K... have been divided into groups which relate to the unit, according to the following table:

UNIT		REF.NR.	SECTION
Al	FINAL AMPLIFIER DISPLAY DAC DISPLAY CONTROL DISPLAY MEMORY MRAM + ACL UP BOARD	2500-2800	8.1
A2	DISPLAY DAC	2300-2500	8 7
A3	DISPLAY CONTROL	2300-2500 2100-2300	8.2 8.3
A4	DISPLAY MEMORY	2000-2100	8 /
A5	MRAM + ACT.	1800-2000	
4.6	ND BOADD	1700-1900	
47	uP BOARD OPTION 1 (IEEE-488/RS232-C)	1600-1700	0.0
AR	DDII CONTROLI	1600-1700	0.7
4.0	DIO CONTROL	1200-1600	8.8
410	OPTION ?	200-1400	8.9
AIU	OTTION 2	800-1200	8.10
All	ADC + T&H	600- 800	8.11
A12	MOTHER BOARD	580- 600	8.12
A13	FRONT 1	4200-4400	8.13
A14	FRONT 2	4000-4200	8.14
A15	Z-AMPLIFIER	2800-2900	8.15
A16	CRT CONTROL	3000-3050	8.16
A17	SOFTKEY UNIT	3050-3080	8,17
A18	SMOOTH + DOTS	3080-3100	8.18
A19	POWER 1	4400-4500	8.19
A20	OPTION 1 (IEEE-488/RS232-C) DPU CONTROL DPU OPTION 2  ADC + T6H MOTHER BOARD FRONT 1 FRONT 2  Z-AMPLIFIER CRT CONTROL SOFTKEY UNIT SMOOTH + DOTS POWER 1 POWER 1 POWER 1 MANAGEMENT UNIT	4600-4700	8,20
A25	MANAGEMENT UNIT CCD LOGIC HF-UNIT OF ATTENUATOR A LF-UNIT OF ATTENUATOR A	400- 580	8.25
A26	CCD LOGIC	6000-6800	8.26
A27	HF-UNIT OF ATTENUATOR A	6800-6900	8.27
A28	LF-UNIT OF ATTENUATOR A HF-UNIT OF ATTENUATOR B (as A)	6900-7000	8.28
A29	HF-UNIT OF ATTENUATOR B (as A)	9300 7000	8.29
A30	LF-UNIT OF ATTENUATOR H (as A)	8.30	
A31	LF-UNIT OF ATTENUATOR II (as A) EXTERNAL TRIGGER UNIT	8.31	
A32	VERTICAL STONAL INTO 7000-7500	8,32	
A33	P2GCD UNIT	7500-8500	8.33
A34	P2CCD UNIT CLOCK UNIT	7500-8500 8500-9000	8,34
A35	ATTENUATOR ADAPTION UNIT MINI TRIGGER SELECT A	7450-7460	8.35
A38	MINI TRIGGER SELECT A	5300-5320	8,32
A39	MINI TRIGGER SELECT B (As A)	5300-5320	8.32
A40	MINI TRIGGER SELECT A MINI TRIGGER SELECT B (as A) MINI TRIGGER FILTER	7200-7250	8.32
A41	MINI TRIGGER AMPLIFIER	7250-7350	8,32
A42	MINI TRIGGER LOGIC	7350-7400	8,32
A43	MINI TRIGGER AMPLIFIER MINI TRIGGER LOGIC MINI EVENTS AMPLIFIER	7400-7450	8.32
A44 *	MINI VERTICAL AMPL. PROC. UNIT	5400-5500	8.32
A46	MINI CCD UNIT A	8000-8100	8,33
A47	MINI CCD UNIT A MINI CCD UNIT B	5400-5500 8000-8100 8200-8300	8.33
A48	MINI FREQUENCY DOUBLER MINI CCD LOGIC	8700-8750 6400-6550	8.34
A49	MINI CCD LOGIC	6400-6550	8,26
A66	REAR MODULE	-	8.66

CIRCUIT DESCRIPTIONS 8

# CIRCUIT DESCRIPTIONS

# CONTENTS

8.0	CIRC	JIT DESCRIPTION	8.0-1
8.1	A1	FINAL AMPLIFIER	8.1-1
8.2	A2	DISPLAY DAC	8.2-1
8.3	A.3	DISPLAY CONTROL	8.3-1
8.4	A4	DISPLAY MEMORY	8.4-1
8.5	A5	MRAM	8.5-1
8.6	A6	uP BOARD	8.6-1
8.7	A.7	OPTION 1 (IEEE 488/RS232-C)	8.7-1
8.8	A8	DPU CONTROL	8.8-1
8.9	A9	DPU	8.9-1
8.10	A10	OPTION 2	8.10-1
			8.11-1
8,11	A11	ADC + T&H	8.12-1
8.12	A12	MOTHER BOARD	8.13-1
8.13	A13	FRONT 1	
8.14	A14	FRONT 2	8.14-1
8,15	A15	Z-AMPLIFIER	8.15-1
8,16	A16	CRT CONTROL	8.16-1
8.17	A17	SOFTKEY UNIT	8.17-1
8.18	A18	SMOOTH + DOTS	8.18-1
8.19	A19	POWER 1	8.19-1
8.20	A20	POWER 2	8.20-1
8.25	A25	MANAGEMENT UNIT	8.25-1
8.26	A26	CCD LOGIC	8.26-1
8.27	A27	HF-UNIT OF ATTENUATOR A	8.27-1
8.28	A28	LF-UNIT OF ATTENUATOR A	8.28-1
8.29	A29	HF-UNIT OF ATTENUATOR B	8.29-1
8.30	A30	LF-UNIT OF ATTENUATOR B	8.30-1
8.31	A31	EXTERNAL TRIGGER UNIT.	8.31-1
8.32	A32	VERTICAL SIGNAL UNIT	8.32-1
8.33	A32	P <sup>2</sup> CCD UNIT	8.33-1
			8.34-1
8.34	A34	CLOCK UNIT	0.34-1
8.35	A35	ATTENUATOR ADAPTION UNIT	8.35-1
8.38	A38	MINI TRIGGER SELECT A	8.38-1
8.39	A39	MINI TRIGGER SELECT B	8.39-1
8.40	A40	MINI TRIGGER FILTER	8.40-1
8.41	A41	MINI TRIGGER AMPLIFIER	8.41-1
8.42	A42	MINI TRIGGER LOGIC	8.42-1
8.43	A43	MINI EVENTS AMPLIFIER	8.43-1
8.44	A44	MINI VERTICAL AMPL. PROC. UNIT	8.44-1
8.46	A46	MINI CCD UNIT A	8,46-1
8.47	A47	MINI CCD UNIT B	8.47-1
		MINI FREQUENCY DOUBLER.	8.48-1
8.48	A48	MINI FREQUENCY DOUBLESK	8.49-1
8.49	A49	MINI CCD LOGIC	
8.66	A66	REAR MODULE	8.66-1

### POWER SUPPLY SECTION (units A19 and A20)

The mains voltage is applied via a MAINS SWITCH + FUSE to a MAINS FILTER and to a full-wave RECTIFIER. The rectified voltage is doubled, by means of a VOLTAGE DOUBLER, if the mains voltage is below 140V. This voltage is applied to a TRANSFORMER via a FLYBACK CONVERTER. The secondary voltages are rectified by RECTIFIERS and smoothed to supply voltages for the various circuits in the instrument. These voltages are regulated by a feedback to the CONTROL + PROTECTION CIRCUIT. This circuit gives protection against over-temperature and against over- or under-voltage,
For the +5 V a separate +5 V STABILIZER is fitted.


The voltages for the CRT filament and the CRT cathode are generated by an EHT converter. The cathode voltage is also multiplied in the EHT CONVERTER resulting in a high tension for the acceleration grid of the CRT.


The line trigger signal is taken from the MAINS FILTER + RECTIFIER and fed via separation capacitors via the LINE TRIGGER CIRCUIT to the trigger circuitry on a safe level.


A REFERENCE VOLTAGE SOURCE circuit provides a reference voltage for internal use.

This section also contains a POWER DOWN/UP DETECTION circuit for the microprocessor. Via interrupt signal IL67--LT the microprocessor is informed about the status of the power supply.

The fan is controlled via the FAN CONTROL circuit, depending on the temperature of the oscilloscope.










Figure 6.2 Detailed blockdiagram (part 2).


# 8.0 CIRCUIT DESCRIPTIONS

The functioning of the circuit is explained in this chapter. It is done per unit and in unitnumber (A..) sequence.

Every unit section contains a circuit description, the lay-out of the p.c.b., the circuit diagram(s) and a signal-name list.

See also chapter 7.0 "INTRODUCTION TO CIRCUIT DESCRIPTIONS".

# UNIT A1 - FINAL AMPLIFIER UNIT



# CONTENTS

8,1,1	General information	
8.1.2	Vertical final amplifier	8,1-2
8.1.3	Horizontal final amplifier	8.1-3
8.1.4	Trace/Text intensity	8.1-3
	Overscan detection	
8,1,6	Z-amplifier,	8.1-5
8.1.7	Calibrator	8.1-6
8,1,8	Plot interface	
8.1.9	Signal-name list	8.1-7

# 8.1.1 General information

This unit basically comprises the vertical and horizontal final amplifiers, the overscan detection circuit, the Z-amplifier, the calibrator circuit and the analog plot interface.

## 8.1.2 Vertical final amplifier




Figure 8.1.1 Blockdiagram Y-final amplifier.

The output signals YiIN and Y2IN from the DISPLAY DAG UNIT A2 are applied to a voltage/current converter of which the x1,25 (Y\*5-mode) gain can be adjusted by potentiometer R2531 in the emitter circuit of the input transistor of D2507.

Furthermore, the gain can be influenced for the Y\*I and the Y/5 mode. Two sections of multiplexer D2501 can be switched by the signals AMEPY-HT (analog expand) and AMCPY-HT (analog compress) from DISPLAY CONTROL UNIT A3.

The switching is done according the following table:

MODE	ANCPY-HT	ANEPY-HT	analog expand factor (UNIT Al)	digital expand factor (UNIT A2)	
Y/5	1	Ø	x0,8	/4	
Y*1	Ø	Ø	x1	x1	
Y*5	Ø	1	x1,25	z4	

An additional circuit can be switched in for the x1 gain (adjustable with potentiometer R2513) and and additional circuit can be switched in for the x0,8 gain (adjustable with potentiometer R2516). The selection depends on the user selection of the Y\*5, Y\*1 or the Y/5 mode.

Output points 12/13 and 14/15 of the MULTIFLIER D2506 are applied to current/voltage converters in the Y-OUTPUT stage of which the balance can be adjusted by potentiometer R2533.

The average value of the signals Yl and Y2 is fed back to the input of the X-OUTPUT stage to keep the average value constant.

The signals X1 and X2 are applied to the vertical deflection plates of the C.R.T., to the OVERSCAN DETECTION circuit on unit A1 and also to the PLOT INTERFACE on this unit A1.

#### 8.1.3 Horizontal final amplifier




Figure 8.1.2 Blockdiagram X-final amplifier.

The output signals XIIN and XZIN from the DISPLAY DAC UNIT A2 are applied to a voltage/current converter of which the xl gain can be adjusted by potentiometer R2566 in the emitter circuit of the input transistors of D2507.

Furthermore, the gain can be influenced by signals VREPX1 and VREPX2 which carry a variable X-EXPAND factor between xI/2 (EXPAND x1) and x1 (EXPAND x2). This factor, which is user selected, is multiplied in the stage D2507 to vary the X-gain.

Output points 12/13 and 14/15 of the MULTIPLIER D2507 are applied to current/voltage converters in the X-OUTPUT stage of which the balance can be adjusted by potentiometer R2571.

The average value of the signals X1 and X2 is fed back to the input of the X-OUTPUT stage to keep the average value constant.


The signals X1 and X2 are applied to the horizontal deflection plates of the C.R.T., to the OVERSCAN DETECTION circuit on unit Al and also to the PLOT INTERFACE on this unit Al.

#### 8.1.4 Trace/Text intensity

The levels ITTR from the TRACE INTENS frontpanel control and ITTX from the TEXT INTENS frontpanel control on C.R.T. CONTROL UNIT A16, are applied to one section of multiplexer D2501. This section, which is switched by the signal DPTR-HT (display trace), switches the trace intensity level to the Z-amplifier when traces have to be displayed and the text intensity level when texts have to be displayed.

#### 8.1.5 Overscan detection

The output signals Y1, Y2, X1 and X2 from the vertical and horizontal final amplifiers are applied to an overscan detection circuit where they are compared with four overscan levels for the top, bottom, left and right sides of the trace area on the C.R.T. screen.



.

Figure 8.1.3 Overscan detection.

These levels can be adjusted by potentiometers R2658, R2659, R2678 and R2682 in such a way that during the display of traces, the traces can never be displayed outside the trace area on the C.R.T. screen. In case of overscan a blanking signal is produced by the collector of transistor V2623 and this signal is applied to the Z-amplifier to blank the trace.

The overscan detection circuit can be disabled during text display and enabled during trace display by the signal DIOS--HT (disable overscan) via transistor V2611.

### 8.1.6 Z-amplifier




Figure 8,1.4 Blockdiagram Z-circuit.

#### INTENS

The Z-circuit is controlled by a number of different inputs:

- Overscan
- Z-blank signal
- TRACE or TEXT intensity control level
- FOCUS control level

The signals are applied to a Z-amplifier and the output of this amplifier is guided along two different signal path's. A high fraquency component signal path (signal ITAC) and a low frequency component signal path (signal ITDC).

Signal TTAC is directly applied to 2-AMPLIFIER UNIT Al5 and from there via a high voltage capacitor to the high voltage part of the circuit and to the intensity grid Gl of the C.R.T.

The low frequency component is applied to a modulation circuit, it can be influenced by a fine adjusting potentiometer R2637 and afterwards modulated with a frequency of 200 kHz from signal Z-MO--XT from the clock generator on the uP unit A6.

The resulting signal ITDC is applied to Z-AMPLIPIER unit A15 and via Zcircuit transferred via a high voltage capacitor to the high voltage part of the circuit. It is then demodulated, combined with the high frequency component and applied to the intensity grid Gl of the C.R.T..

### FOCUS

The FOCUS circuit is influenced by the setting of the front panel FOCUS controls as well as the setting of the TRACE and TEXT intensity controls. The last is needed for the auto focus control when the intensity is changed with one of the frontpanel TRACE or TEXT intensity controls. There is also a fine adjustment potentiometer R2609.

The resulting signal FC is applied to the focus circuit on Z-AMPLIFIER UNIT A15 and from there to the focus grid G3 of the C.R.T.

#### 8.1.7 Calibrator

The calibrator circuit is fed by signal Z-MO-XT of 200 kHz which is derived from the CLOCK GENERATOR circuit on the uP UNIT A6. This signal is divided by a factor of 100 by the dividers D2502 into a 2 kHz frequency. It is then applied to a CAL output socket via a stage where the amplitude can be adjusted via R2703. The output signal is a 2 kHz -1Vpp signal (50 0hm).

#### 8.1.8 Plot interface

The output signals Y1, Y2, X1 and X2 from the vertical and horizontal final amplifiers are applied to a plot interface where they are prepared to be plotted via the rear panel analog plot output socket.

The X-output gain can be adjusted with potentiometer R2728 and the Y-output gain with potentiometer R2738.

Sample and hold signal SAPL activates the interface for a plot action. Signals are only applied to the output socket when enabled by signal PLZEOT if a value is stored in the sample and hold circuit.

A pen lift circuit is activated via the PLIN signal (when an overscan is detected). The penlift flip flop can be resetted by the PEN UP signal FU----LT.

The pen lift polarity can be influenced by signal PFPY via exclusive or circuit D2504.

# 8.1.9 Signal-name list

UNIT A1

Signal name	Description	Signal source	Signal destination(s)
ANCPY-HT	Analog compress Y	A3	_
ANEPY-HT	Analog expand Y	A3	-
DIOSHT	Disable overscan	A3	
DPTRHT	Display trace	A3	_
FC	Focus	Al	A15
FCIN	Focus input	A16	-
ITAC	Intens a.c. component	Al	A15
ITDC	Intens d.c. component	A1	A15
ITTR	Intensity trace	A16	-
ITTX	Intensity text	A16	-
PENLIFT	Penlift	Al	Plot output
PLIN	Plot input	A1	A1
PFPY	Penlift polarity	A3	-
PLZEOT	Plot zero output	A3	-
PULT	Pen-up	A3	-
SAPL	Sample plot	A3	
X1	Xl input for C.R.T.	Al	A15-C.R.T.
X2	X2 input for C.R.T.	Al	A15-C.R.T.
XIIN	Xl input final amplifier	A2	-
X2IN	X2 input final amlpifier	A2	-
XPL	X plot	Al	Plot output
Y1	Yl input for C.R.T.	A1	A15-C.R.T.
Y2	Y2 input for C.R.T.	Al	A15-C.R.T.
Ylin	Y1 input final amplifier	A2	-
Y2IN	Y2 input final amplifier	A2	-
YPL	Y plot	A1	Plot output
VREPX1X2	Variable expand X	A2	-
Z-BLHT	Z-blanking	A3	7
Z-MOXT	Z-modulation (200 kHz)	A6	-






Figure 8.1.5 Unit Al - FINAL AMPLIFIER UNIT - p.c.b. lay-out.










Figure 8.1.6 Unit Al - FINAL AMPLIFIER UNIT - circuit diagram.





#### UNIT A2 - DISPLAY DAC UNIT



#### CONTENTS

8.2.1 8.2.2	General information	8.2-1 8.2-1
8.2.3	Horizontal data path	8.2-6
	X-Variable data path	
8.2.5	Signal-name list	8.2-11

#### 8.2.1 General information

This unit basically comprises the vertical and horizontal position adders and the vertical and horizontal digital to analog converters.

#### 8,2,2 Vertical data path

The vertical trace data so well as all kinds of vertical text data on the ten output lines DCDB00...DCDB00 of the display control latch is applied to a combined invert/vertical-expand/latch circuit. This circuit consists of the two (not identical) field programmable logic sequencers (FPLS) D2301 and D2302 and the D-type flip flops D2309.

The control signal IVDCDB determines whether the data bits have to be inverted or not and the two control signals EPY-00 and EPY-01 determine the vertical expand factor of the circuit.

Vertical	Control signals		Digital	Analog
expand factor	EPY-Ø1	epy-øø	expand factor (UNIT A2)	expand factor (UNIT A1)
Y/5 (trace) Y*1 (trace + MSC text) line + softkey text	0 0 1	0 1 0	/4 ×1 ×4	/1,25 xl xl
Y*5 (trace)	1	1 .	. x4	x1,25


The combination of the digital expand factor on the display dac unit A2 and the analog expand factor on the final amplifier unit Al results in the total required expand factor.

Digital expand is realized by the shifting of the bit pattern two bits to the right (/4) or two bits to the left (x4).

The resulting vertical data is then latched in the output latches of the FPLS circuits and in the four D-type flip flops by signal CKEPVE. The data can be divided into five different kinds of data.

#### 1) Trace data for X=t display:

Data format:



The trace data can be inverted, expanded by factors /5, xl or x5 before it is applied as EPVE00..EPVE11 to the vertical position adder.

### 2) Trace data for AVSB display:

Data has the same format as for X=t display which is described before. However, only channel B is latched and applied to the vertical position adder.

3) Line text display: Top area text (TAT)
Trace area text (TRAT)
Bottom area text (BAT)

Data format:



Only 10 bits DCDB00...DCDB09 of this bit pattern are applied to the circuit and only the Y-coordinate bits Y0...Y5 are of interest.

The data is not inverted but expanded by a factor of x4 by shifting the pattern two bits to the left and switching the lowest two bits to zero. Signal ENTXLNLT is active and the output bits EPYE68...EPYE11 of D2309 are switched to one.

The final bit pattern is:

EPVE 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 175 74 73 72 71 70 0 0

This pattern is applied to the vertical position adder.

# 4) Softkey text display (SKT):

Data format:



Only 10 bits DCDB##0...DCDB##9 of this bit pattern are applied to the circuit and only the nine Y-coordinate bits Y#0...Y8 are of interest.

The data is not inverted but expanded by a factor of \*4 by shifting the pattern two bits to the left and switching the lowest two bits to zero.

The final bit pattern is:

This pattern is applied to the vertical position adder.

# 5) Miscellaneous text (MCS):

Data format Y-coordinates:



For miscellaneous text, two words, one carrying the Y-coordinate and the other one carrying the X-coordinate, are placed in the text memory for each dot to be displayed.

Only the 10 bits DCDB00...DCDB09 of the Y-coordinate pattern are applied to the circuit.

The data is not inverted and not expanded.

The final bit pattern is:

EPVE 11 10 9 8 7 6 5 4 3 2 1 0 Ø Ø Y9 Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 YØ

This pattern is applied to the vertical position adder.

The output signal Z-OTØ1LT of the first FPLS circuit D2301 is applied to the second one and the output signal Z-OTØ2LT of the second FPLS circuit D2302 is applied to a reflection detection circuit.

The vertical position adder is a sixteen bit circuit which consists of D2319, D2321, D2324 and D2326. A sixteen bit vertical position information is latched in the vertical position latches D2314 and D2316 by signal WRVEPOLT and applied to the other adder input side. This vertical position information is calculated by the microprocessor and depends on the selected vertical expand factor, the use of the Y-POSITION control and the type of trace or text which has to be displayed,

The adder output bits VEDBØ9...VEDBIL are carrying information about reflection and are applied to a Z-detection circuit on unit A3. The following combinations result in light on the C.R.T. screen.

VEDB	11	1Ø	Ø9	ø8
	0	0	0	1
	- 1	1	1	0

All other combinations result in NO light on the C.R.T. screen. This has no function for text display.

The other ten adder output bits VEDB00 ... VEDB09 which carry information in two-complement notation, are first converted by the code convert circuit D2338 into straight binary notation by inverting the highest bit VEDBØ9. These converted ten bits are then latched for a time of 750 ns (time between two dots) in a YDAC latch consisting of D2329 and D2331. This is done by the signal LEDA-1HT. It is then applied to the 10-bits vertical digital-to-analog converter YDAC N2301 which has two symmetrical output current lines. A constant reference voltage +10VREF from differential amplifier N2304 is applied to the YDAC.

The symmetrical output currents of the YDAC are converted into voltage levels by a Hooper stage with low input impedance and low output impedance. This Hooper stage is formed by the transistors V2301 and V2302. The signals are fed then to sample and hold circuits with switches D2341, capacitors C2366 and C2367 and field effect transistors V2303 and V2303 for the deglitching of the YDAC output signals. This is necessary for dot-join display because the trace is

constantly unblanked then.

As long as the YDAC outputs are not stable, the switches D2341 are opened by the signal LEDA-ILT and the previous levels are held (for about 125 ns) over the capacitors C2366 and C2367 and at the inputs of the FET transistors V2303 and V2303. After 125 ns the YDAC outputs are stable and the switches are closed. The capacitors can then be charged to the new YDAC output levels. In this way, the YDAC output glitches are suppressed.

For display of only discrete dots, the S/H output signals are applied via an output buffer of two emitter followers V2304 and V2307 with high input impedance and low output impedance as Y1IN and Y2IN to the inputs of the vertical final amplifier stage on unit Al.

For dot-join display an RC-filter with an RC-time of 750 ns (1 dot cycle) can be switched in, With signal DJAC--HT active, capacitor C2369 will be switched in via switch D2342. In this case only the real samples

(512) will be connected with each other with lines between the dots.




Fig. 8.2.1 Dot cycle




Fig. 8.2.2 Dot join cycle

For smooth display not only the dot-join filter is switched in, but also the smooth filter which gives a total RC-time of 7,5 us (10 dot cycles).

This second RC-filter is switched in when signal SM----LT is activated. Capacitor C2372 is switched in via switch D2341 and lines are displayed over ten dots.




Fig. 8.2.3 Smooth cycle

# 8.2.3 Horizontal data path

Horizontal data on the expand data bus lines EPDB00...EPDB111 can be divided into five kinds of data.

# 1) Address data for X=t display:

8 7 6

11 10

signal HOMO is active.

Data format:

DPAB



2

The state of the display address counter is used for horizontal deflection during normal X=t display.

This data is applied to the expand data bus lines

EPDB\$\( \text{PDB} \) 1. EPDB\$\( \text{1} \) via the display address data buffer, which consists of D2121 on unit A3 and a part of D2122 on unit A3, when

counter on unit A3.

# 2) Trace data for AVSB display:

Vertical trace data bits DCDB99...DCDB99 of channel A for Xdeflection in A versus B mode is applied to the expand data bus lines EPDB99...EPDB11 via the AVSB trace data buffer, which consists of D2303 and a part of D2304. This buffer is active when signal ENTRHOIT is activated.

The highest bit is inverted by the code convert circuit D2337 to convert the trace data from two-complement notation to straight binary notation. (For channel B this is done in the vertical channel path).

Via the AVSB trace data buffer the data is multiplied by m factor of four to adapt it to the higher horizontal resolution.

The final bit pattern is:

EPVE 11 10 9 8 7 6 5 4 3 2 1 0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D6 6 6

This pattern is applied to the horizontal expand I circuit.

3) Line text display: Top area text (TAT)
Trace area text (TRAT)
Bottom area text (BAT)

Data format:

DCDB 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Ø

INT X8 X7 X6 X5 X4 X3 X2 X1 X0 Y5 Y4 Y3 Y2 Y1 YØ

V-coordinate (6-bits)

X-coordinate (9-bits)

Intensity bit

Only the 9 X-coordinate bits DCDB96...DCDB14 or X\$...X8 are of interest. These bits are applied to the expand data bus lines via the line text data buffer which consists of a part of D2304 on unit A2 and D2124 on unit A3. This buffer is active when signal ENTXINLT is active. The data is via this line text data buffer expanded to twelve bits of which the lowest three bits are made zero.

The final bit pattern is:

This pattern is applied to the horizontal expand I circuit.

In line text display mode, the X-variable is automatically set by the microprocessor to  $\pm 1,5$ .

This results in 512 horizontal text dot positions over 15 divisions, so with a dot distance of 0,293 mm.

# 4) Softkey text display (SKT):

Data format:



Only the six X-coordinate bits DCDBB9...DCDB14 or XØ...X5 are of interest. These bits are applied to the expand data bus lines via the softkey text data buffer which consists of D2133 on unit A3 and a part of D2122 on unit A3. This buffer is active when signal ENTXSKLT is active. The data is converted to twelve bits via this buffer. The highest three as well as the lowest three bits are made zero.

The final bit pattern is:

In softkey text display-mode the X-variable is automatically set to \*1,5 by the microprocessor. This results in 512 horizontal text dot positions over 15 divisions, so with a dot distance of 0,293 mm.

# 5) Miscellaneous text (MSC):

Data format X-coordinates:



For miscellaneous text, two words, one carrying the Y-coordinate and the other one carrying the X-coordinate, are placed in the text memory for each dot to be displayed.

Only the 10 bits DCDB##...DCDB## of the X-coordinate pattern are applied to the circuit. The data is not expanded and the X-variable is set to \*1.

The final bit pattern is:

EPVE 11 10 9 N 7 6 5 4 3 2 1 Ø X9 X8 X7 X6 X5 X4 X3 X2 X1 XØ Ø Ø

The pattern is applied to the horizontal expand I circuit.

The expand databus is connected to the horizontal expand I circuit consisting of a number of multiplexers. The first group D2305, D2307 and D2308 is able to shift the input bit pattern one bit to the left or not. This means that an expand factor \*1 is selected if signal EXP-Ø0 is "0" and that an expand factor of \*2 is selected if signal EXP-Ø0 is "1". The second group D2311, D2312 and D2313 is able to shift its input bit pattern two bits to the left or not.

This means that an expand factor \*1 is selected if signal EXP- $\beta$ 1 is " $\beta$ " and that an expand factor of \*4 is selected if signal EXP- $\beta$ 1 is "1".

The combination of these two groups results in a circuit of which the expand factor can be switched to \*1, \*2, \*4 or \*8 depending on the signals  $\mathbb{E}NP-\emptyset\emptyset$  and  $\mathbb{E}NP-\emptyset$  for

The twelve lines EPHOM9...EPHOII of the expand horizontal data bus are applied to one input side of a sixteen bit horizontal adder circuit which consists of D2322, D2323, D2327 and D2328. A sixteen bit horizontal position information is latched in the horizontal position latches D2317 and D2318 by signal WRHOPOLT and applied to the other adder input side. This horizontal position information is calculated by the microprocessor and depends on the selected horizontal expand factor, the use of the X-POSITION control and the type of trace or text which has to be displayed.

The signals HODB13, HODB14 and HODB15 are applied to a reflection detection circuit.

The adder output bits HODB00...HODB12 are applied to a horizontal expand II circuit which consists of the multiplexers D2333, D2334 and D2336. This circuit can be switched for and expand factor \*1; when signal EPX-02 is "0" and to a factor \*8, when signal EPX-02 is "0" and to a factor \*8, when signal EPX-02 is "0"."

- \*1 The address range is shifted three bits to the left resulting in 512 horizontal display positions over ten divisions
- \*8 Only the lowest 10 bits of the address range is used resulting in an horizontal expand factor of \*8.

Data is latched in the multiplexers by signal LEDA--LT and DPRJ.

Ten bits of the horizontal expand II circuit output data are applied to the 10-bits horizontal digital to analog converter XDAC (N2303) which has two symmetrical output current lines. A constant reference voltage +10VREF from differential amplifier N2304 is applied to the XDAC. The symmetrical output currents of the XDAC are furtherwore handled like already described under 8.2.2. for the vertical data path. Afterwards they are applied as XINN and XZIN to the inputs of the horizontal final amplifier stage on unit AI.

# 8.2.4 X-variable data path

X-variable data which depends on the use of the X-EXPAND rotary controls, is calculated by the microprocessor and placed on the data bus lines DB98..DB15. It is then latched in the X-variable latch D2332 when signal WRHOVRLT is active. It is then applied to an 8-bit X-variable digital to analog converter N2302. A constant reference voltage +10VREF from differential amplifier N2304 is applied to the DAC. The symmetrical output current lines VREPX1 and VREFX2 are applied to the horizontal final amplifier stage on unit Al.

## 8.2.5 Signal-name list

UNIT A2

		source	Signal destination(s
CKEPVE	Clock expand vertical	A3	_
DBØØ15	Data bus ØØ15	A6	-
DCDBØØØ9	Display control data		
	bus ØØØ9	A4	_
DIOSHT	Disable overscan	A3	-
DJACHT	Dot join active	A3	-
DPRJUP	Display reject up	A3	-
DPRJDW	Display reject down	A3	-
DPRJDWØ1	Display reject down	A2	A2
ENTRHOLT	Enable trace horizontal	A3	_
ENTXLNLT	Enable text line	A3	-
EPDBØØ11	Expanded data		
	bus ØØ.,.11	A2,A3	A2
EPHOØØ13	Expanded horizontal		
	bus 0013	A2	A2
EPHO14	Expanded horizontal		
	bus 14	A3	-
EPVEØØ11	Expanded vertical		
	bus ØØ11	A2	A2
EPVEØ8LT	Expanded vertical		
	bus Ø8	A2	A2
EPVEØ9LT	Expanded vertical		
	bus Ø9	A2	A2
EPX-ØØØ2	Expand X 0002	A3.	-
EPY-0001	Expand Y 0001	A3	_
EP12LT	Expand 12	A3	_ `
IVDCDB	Invert display control address bus	A3	-
LEDALT	Latch enable DAC	A3	-
LEDA-1LT	Latch enable DAC	A2	A2
LEDAHT	Latch enable DAC	A3	_
LEDA-1HT	Latch enable DAC	A2	A2
HODBØØ15	Horizontal data		
	bus ØØ15	A2	A2
норо∅015	Horizontal position		
	bus ØØ15	A2	A2
SMLT	Smooth	A3	_

Signal-name	Description	Signal source	Signal destination(s)
VEDBØØ12	Vertical data		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	bus 0012	A2	A2
VEDBØ9LT	Vertical data bus 09	A2	A2
VEDBØ912	Vertical data		
	bus Ø9,12	A2	A12-A3
VEPOØØ15	Vertical position		
	bus ØØ15	A2	A2
VREPX1X2	Variable expand X	A2	A12-A1
WRHOPOLT	Write horizontal	A3	-
	position		
WRHOVRLT	Write horizontal	A3	-
	variable		
WRVEPOLT	Write vertical position		
Xlin	Xl input final amplifier		A12-A1
X2IN	X2 input final amplifier		A12-A1
Ylin	Yl input final amplifier	A2	A12-A1
Y2IN	Y2 input final amplifier	A2	A12-A1
Z-OTØILT	Z-output Ø1	A2	A2
Z-OTØ2LT	Z-output Ø2	A2	A2
Z-OTØ3	Z-output Ø3	A2	A12-A3




Figure 8.2.4 Unit A2 - DISPLAY DAC UNIT - p.c.b. lay-out.






Figure 8.2.5 Unit A2 - DISPLAY DAC UNIT - circuit diagram.



#### UNIT A3 - DISPLAY CONTROL UNIT



# CONTENTS

8.3.1	General	information	8.3-1
8.3.2	Display	system and timing	8.3-2
8.3.3	Circuit	descriptions	8.3-7
8.3.4	Signal-r	name list	8.3-12

#### General information 8.3.1

This unit contains the circuits needed to control the display circuits on units A2 and A4.

It contains the following circuits:

Data buffer Preset register Output ports for display parameters Display address counter Data buffers for:

- Display address data
- Softkey text data
- Line text data

#### Timing circuits:

- Synchronization flip flops
  - Data acknowledge flip flop
  - Start flip flop
  - Smooth delay flip flop
- Z + interrupt timer
- Z counter
- Interrupt counter + interrupt flip flop
- Restart counter
- Address decoder
- Z detection circuit
- Clock-fase generator
- Memory select circuit

#### 8.3.2 Display system and timing

#### 8.3.2.1 Screen lay out

The screen lay out is as follows,




Figure 8.3.1 Screen lay out.

# 8.3.2.2 Display cycle

During each complete display cycle of about 19 ms the complete contents of the trace memory as well as the text memory is displayed on the C.R.T. screen.

Each display cycle consists of the following display blocks in sequence:

```
RØ A and/or RØ B
Rl A and/or Rl B
                     } Contents of the
R2 A and/or R2 B
                     } trace memory
R3 A and/or R3 B
TAT
                       Top text area
RAT RØ
                       Reduced area text RØ
RAT R1
                       Reduced area text Rl
RAT R2
                       Reduced area text R2
RAT R3
                      Reduced area text R3
BAT
                       Bottom text area
SKT
                       Softkey area text
                      Miscellaneous text (like cursors and
MSC
                      channel identification)
PLOT
                      One dot to plot
```



Figure 8.3.2 Display cycle.

# 8.3.2.3 Preset sequence

After the display of each display block an interrupt level signal ILØ5--LT is send to the microprocessor. The processor in turn starts a preset sequence of new preset values and new parameters for the display circuits. At the end of this preset sequence, signal WRDPSTLT is generated and the display of the next display cycle is started.

Presetting is done in the following sequence:

Read overflow bit from DB00

WRVEPOLT

Write the vertical position data to the VERTICAL POSITION LATCH D2314 and D2316 on unit A2.

3 WRHOPOLT Write the horizontal position data to the HORIZONTAL POSITION LATCH D2317 and D2318 on unit A2.

WRPSDPLT

Write the preset data for the display address counter to the PRESET REGISTER D2103 and D2104 on unit A3.

This is done together with the setting of the signals for the PLOT interface:

0 = No sample in S&H PLOT

1 = Sample in S&H 0 = Pen-up PU----LT

1 = Pen-down

PFPY 0 = Pen-up (high)

1 = Pen-up (low)

PLZEOT 0 = Plot output active

1 = Plot output not active

These four signals are only generated when a plot

action has to be performed.

5 WRDPPALT

Write the display parameters which are listed below, to the OUTPUT FORTS DISPLAY PARAMETERS D2106 and D2107 on unit A3.

DPMYØ2	DPMYØ1	DPMYØØ	DISPLAY BLOCK
0	0	0	RØ
0	0	1	R1
0	1	.0	R2
0	1	1	R3
1	0	0	Text TAT/RAT
1	0	1	Text BAT/SKT/MSC
1 .	1	0	
1 '	1	1	

Display mode 0 = Dual channel 1 = Single channel Channel identity CHID 0 = Channel A 1 = Channel B HOMO Horizontal mode 0 = x=t1 = AvsB (or text) Smooth 0 = Smooth 1 = No smooth DIDJ Disable dot join 0 = No dots, dot joined 1 = Dots (or text) IVDCDB Invert display control databus 0 = No invert 1 = Invert SVR1 Save to RI 0 = No save 1 = Save SVR2--LT Save to R2 0 = No save 1 = Save Save to R3 SVR3 0 = No save 1 = Save SAVE--LT Save 0 = Save 1 = No save ENTXLNLT Enable text lines 0 = TAT, RAT, BAT 1 = Other text ENTXSKLT Enable text softkey 0 = SKTl = Other text Z-AC Z-active " = No light 1 = Light

#### 6 WRHOVRLT

Write data to the OUTPUT PORT DISPLAY PARAMETERS D2108 on unit A3 and to the X VARIABLE LATCH D2332 on unit A2.

This is done together with the following signals:

EPY-Ø1	EPY-ØØ		Y-EXPAND
0	0		* 1/4 - Trace
0	1		* 1 - Trace + MSC
			text
I	0		* 4 - Text (Other)
1	1		* 4 - Trace
EPX-Ø2	EPX-Ø1	EPX-ØØ	X-EXPAND
0	0	-0	*1
0	0	1	*2
0	1	0	*4
0	1	1	*8
1	0	0	***
1	0	1	*16
1	1	0	*32
1	1	1	*64

TXLNSKLT Text line + softkey
0 = TAT, RAT, RAT, SRT
1 = Trace + MSC
DIOS-HT Disable overscan
0 = Overscan
1 = No overscan

Initialization of Z-counter 1 Initialization of Z-counter 2 10 Preset of LSB countvalue of 2-counter @ 11 Preset of MSB countvalue of Z-counter Ø 12 Preset of LSB countvalue of Z-counter 2 13 Preset of MSB countvalue of Z-counter 2 Preset of LSB countvalue of Z-counter 3 14 1.5 Preset of MSB countvalue of Z-counter 3 16 Clear instruction (read)

Initialization of Z-counter Ø

17 WRDPSTLT Start display of the next display block after the setting of the parameters

#### 8,3,2,4 Display timing

The display timing is arranged in such a way that one dot is displayed per 750 ms. Each period of 750 ms is divided into three fases of 250 ms each like shown in the following figure.




Figure 8.3.3 Display timing.

Fase I is for display actions, fase II for UP or SAVE actions and during fase III acquisition actions can be performed.

#### 8.3.2.5 SAVE timing




Figure 8.3.4 Save timing.

A save action from  $R\emptyset$  to R1, R2 or R3 is done during the display of text blocks. It is done with the first 4096 addresses of the total of 8192 addresses which are generated by the display address counter. Each address is applied to register  $R\emptyset$ , to the selected register and to the text memory.

The output data of RØ is latched in the SAVE latch during FASE I with signal CLKVLA.

If R2 is selected for a save action, this register is enabled directly to store the data value.

When this is done, the output of RØ is disabled and the output of the text memory is placed on the trace data bus via the TEXT/TRACE buffer via signal DITXTR. The text can be displayed then. If Rl or R3 is selected, the output of the SAVE latch is placed on the trace data bus during FASE III, address line TRABI3 is switched to "!" to point to R1 or R3 and the relevant chip select signal is activated.




Figure 8.3.5 Save actions.

# 8.3.3 Circuit descriptions

#### 8.3.2.1 Data buffer

Data from the microprocessor system on the data lines DBMG...15, which is meant for the DISPLAY CONTROL unit A3, is applied to the internal display data bus lines DPDBMG...15 of this unit. This data is transferred via the DATA BUFFER, which consists of D2101 and D2102 when the I/O select signal IOSIMSTIT is activated.

### 8.3.3.2 Preset register

Preset data from the microprocessor system can be latched in the PRESET REGISTER D2103 and D2104 (partly) when the write pulse WRPSDPLT is generated at the beginning of each new display block.
The data on the data lines PSDPØØ.. PSDP11 is used to preset the DISPLAY ADDRESS COUNTER with a start value for the next display action. This value depends on the channel which is selected for display, the selected horizontal expand factor or the value which has to be plotted.

#### 8.3.3.3 Output ports display parameters

A number of display parameters can be latched in the OUTPUT FORTS DISPLAY PARAMETERS D2104 (partly), D2106, D2107 and D2108 as described under section 8.3.2.

### 8.3.3.4 Display address counter

The DISPLAY ADDRESS COUNTER, consisting of the counters D2111, D2112 and D2113, generates the addresses of the TRACE MEMORY locations to be displayed.

The counter is normally (in single channel mode) presetted to its zero state before a display block starts and the counter counts through ist complete range during a display block.

In dual channel mode however, the counter needs to know whether channel A or channel B has to be displayed. The correct start address of the channel in the TRACE MEMORY has to be presetted by the microprocessor system. The counter counts then with a speed which is twice the speed in single channel mode.

The counter is always presetted by the value which is present in the PRRSET REGISTER at the beginning of a display block. Presetting is done under the control of signal DIDPPS. Presetting is stopped at the start of a display block with signal STDP via flip flop D2114. Counting is started then under the control of signal DIDPCN.

The first output bit DPABØØ of the display counter is via multiplexer D2118 applied to the display address bus and influenced depending on the selection of single or dual channel mode.

Single channel mode: (HOMO = "O" and DPMO--LT = "I")

DPABØØ = DPABØØ

Dual channel mode: (HOMO = "0" and DPMO--LT = "0")

DPABØØ = CHID (Channel identification)

CRID = "0" means channel B (odd locations in memory)

CHID = "1" means channel A (even locations in memory)

In dual channel mode, the display counter clockpulse DPCNCK is switched to a speed which is twice the speed used in single channel mode.

The speed is:

1 1/3 MHz in single channel mode (derived from CK/6-ØHT)
2 2/3 MHz in dual channel mode (derived from CK/3)

# 8.3.3.5 Data buffers

There are buffers D2121 and D2122 (partly) for display addresses, D2122 (partly) and D2123 for softkey text and D2124 for line text.

#### 8.3.3.6 Address decoder

An address decoder D2132 is able to decode a number of addresses which are generated by the microprocessor.

This results in a number of signals (see also the preset sequence under section 8.3.2) according to the following table.

IOSLØ5LT	UPWRLT	ABØ4	ABØ3	ABØ2	ABØ1	Output signal
TOSPADET	OF MIXPI	ADP4	RODD	ADDA	wohr .	output signar
0	0	1	0 ,.	0	0	WRDPSTLT
0	0	1	0	0	1	
0	0	1	0	1	0	
0	0	1	0	1	1	WRVEPOLT
0	0	1	1	0	0	WRHOPOLT
0	0	1	1	0	1	WRPSDPLT
0	0	1	1	1	0	WRDPPALT
0	0	1	1	1	1	WRHOVRLT

A chip select signal CSZ-CNLT for the Z-counter is generated via D2129 if IOSLØ5LT is active and ABØ4 is logic "O",

The signal overflow status can be read by the microprocessor via data bit D800 (D2128-6), which is derived from signal DCD810 via flip flop D2104. The overflow status (one or more bits in a display block) is read by the microprocessor after each display cycle.

### 8.3.3.7 Clock fase generator

A binary counter D2134 which can be resetted via the microprocessor reset signal DPRSOTLT counts the pulses from the N MHz microprocessor clocksignal DPCK86HT.

During each counter cycle, the counter is presetted to the value eleven when its fourth output bit is zero and a new clockpulse appears. The counter then continuous counting which results in the timing clock signals as shown in figure 8.3.6.




Figure 8,3,6 Clock signals.

#### 8.3.3.8 Copy synchronization one-shot

The COPY SYNCHRONIZATION ONE-SHOT D2144 is used in the ROLL-mode for the synchronization between the display system and the DPU system by generating the synchronize display signal SYDP. Signal SYDP indicates the end of the display block for register RØ.

# 8.3.3.9 Memory select

The MEMORY SELECT circuit which mainly consists of the FPLA circuit D2151 generates a number of memory select, output enable and write enable signals.

#### 8.3.3.10 Z-detection

The Z-DETECTION circuit which mainly consists of FPLS circuit D2142 generates one output signal Z-BL--HT which carries the blanking/unblanking information for the C.R.T. This signal is derived from a number of input conditions from a number of display circuits.

#### 8.3.3.11 Z-timer

The Z-TIMER is for each block presetted with a value which is calculated by the microprocessor. The value depends on the total number of dots to be displayed during the actual display block. The counter starts counting down latch enable pulses LEDA-HT when enable display count signal ENDPCN is active. Until the end of the counting, when the zero state of the counter is reached, an output signal Z-DP is applied to the Z-DETECTION circuit. The C.R.T. trace can only be unblanked as long as the Z-TIMER is counting and signal Z-DP is generated.

#### 8.3.3.12 Restart timer

This timer especially has a function when X-EXPAND is selected and is for each block presetted with a value which is calculated by the microprocessor. The value depends on the X-EXPAND factor and the total number of dots to be displayed during the actual display block.

If for example the X-EXPAND factor is \*4, the display block will be displayed four times in order to reach a same trace intensity on the C.R.T. screen as there is without X-expansion.

After the first display action, when the zero state of the restart timer is reached, and restart display signal RDDP-LT is generated to start the second display action and so on. After display action four (in this example) the end of the complete display block is given by the ILBS-LT output signal from the interrupt timer.

#### 8.3.3.13 Interrupt timer + flip flop

This timer is for each display block presetted with a value which is calculated by the microprocessor. The value depends on the total number of dots to be displayed during the actual display block. The counter starts counting down latch enable pulses LEDA--HT when enable display count signal ENDPCN is active. At the end of the counting, when the zero state of the counter is reached, an output signal is applied to the interrupt flip flop D2133 and an interrupt signal II45--LT for the microprocessor is generated to indicate the end of the actual display cycle.

# 8.3.3.14 Start + smooth delay flip flop

The START flip flop is blocked by signal IL#5DPLT on input 11 as long as a display preset sequence is performed. At the end of such a sequence a display start signal WEDPSTLT is generated and the start flip flop D2127 produces a 3 us start signal STDP. This STDP signal is applied to the synchronization flip flop D2114 to start the display of a new block.

A new display action can also be started via a RTDP--LT output pulse from the restart-timer.

If SMOOTH is selected, an additional delay of 12 us is introduced by smooth delay flip flop D2127 and a smooth delay signal SMDL--IT is then applied to sychronization flip flop D2116. This is done at the end of a sweep to avoid connection of the last dot of a sweep with the first one of the next sweep.

#### 8.3.3.15 Plot one-shot

If a plot function is selected (signal FLOT active) the plot one-shot D2144 will generate a sample plot pulse SAFL for the analog plot interface on unit Al at the beginning of the plot block. This is the last block of a display cycle.

In this way one dot per display cycle can be plotted. The minimum plot time is therefore 20 ms/dot. Slower plot speeds can be selected via the PLOT menu.

The microprocessor knows how many dots have to be plotted and which actual dot has to be plotted. The memory address of the actual dot to plotted, is presetted in the display address counter and the data which is stored in this addres location is applied to the plot interface on unit Al.

The penlift (pen up/pen down) can be controlled via the microprocessor generated signal PU----LT.

The polarity of the penlift is also generated by the microprocessor by generating signal PFPY.

If the Z-signal is blanked (during overscan for example) the pen is also lifted automatically.

If no plot function is selected, the plot outputs are short circuited via signal PLZEOT.

# 8.3.4 Signal-name list

UNIT A3

ANCPY-HT A ANEPY-HT A BUAB1315 B BUHISBLT B BULOSBLT B BULOSBLT CHID	ddress bus \$115 malog compress Y malog expand Y uffered address ines 1315 uffered high strobe uffered low strobe hannel indentification	A6 A3 A3 A3	A12-A1 A12-A1
ANCPY-HT A ANEPY-HT A BUAB1315 B BUHISBLT B BULOSBLT B BULOSBLT CHID	nalog compress Y nalog expand Y uffered address ines 1315 uffered high strobe uffered low strobe hannel indentification	A3 A3	A12-A1
ANEPY-HT A BUAB1315 B BUHISBLT B BULOSBLT B CHID C	nalog expand Y uffered address ines 1315 ines l316 ines dign strobe uffered low strobe hannel indentification	A3	A12-A1
BUAB1315 B 1 BUHISBLT B BULOSBLT B CHID C	uffered address ines 1315 uffered high strobe uffered low strobe hannel indentification	A3	
BUHISBLT B BULOSBLT B CHID C	ines 1315 uffered high strobe uffered low strobe hannel indentification		A 3
BUHISBLT B BULOSBLT B CHID C	uffered high strobe uffered low strobe hannel indentification		A 3
BULOSBLT B CHID C	uffered low strobe hannel indentification	A3	M2
CHID C	hannel indentification		A3
		A3	A3
CALBINA C		A3	A3
UNDER AD	lock expand vertical	A3	A12-A2
CKSVLA C	lock save latch	A3	A12-A4
CK/2LT C	lock /2	A3	A3
CK/2HT C	lock /2	A3	- A3
CK/3 . C	lock /3	A3	A3
CK/6-ØLT C	lock /6-0	A3	A3
	lock /6-Ø	A3	A3
CK/6-1LT C	lock /6-1	A3	A3 ·
	lock /6-1	A3	A3
CK/6-2LT C	lock /6-2	A3	A3
CK/6-2HT C	lock /6-2	A3	A3
	lock display address		
	us (CK/6-1HT)	A3	A12-A4
	lock microprocessor bus	A3	A12-A4
	hip select text	A3	A12-A4
	hip select Z-counter	A3	A3
	ata acknowledge	A3	A12-A4
	ata acknowledge	A3	A12-A4
	ata high strobe	A6.	
	ata low strobe	A6	_
	ata trace acknowledge	A3+A5+A6+A8	A12-A6
	ata bus ØØ15	A6	- 40
DCDBØ915 D	isplay control data us 0915		
		A4	-
	isable data bus text- uffer		
		A3 A3	A12-A4
	isable dot join		A3
	isable display counter	A3	A3
	isable display preset	A3	A3
	isable overscan	A3	A12-A1, A12-A2
	isable save latch	A3	A4
	isable text trace		
	uffer	A3	A12-A4
	ot join active	A3	A12-A2
	isplay address us ∅∅ll	A3	A12-A4
	isplay clock E Mhz	A3	A12-A4 A3
	isplay clock 8 Mhz	A3	A3
	isplay counter clock	A3	A3
	isplay data	A.J	M.J
	us ØØ15	A3	A3
	isplay mode	A3	A3

DPMYRDHT DPMYWRHT			
DPMYWRHT	Display memory read	- A3	A3
	Display memory write	A3	A3
DPMYØØØ2	Display memory write	AJ	A
	memory ØØØ2	A3	A3
DPMYØ2LT	Display memory Ø2	A3	A3
DPRJUPLT	Display reject up	A3	A12-A2
DPRJDWLT	Display reject down	A3	A12-A2
DRTXTR	Direction text		
	trace buffer	A3	A12-A4
DPTRHT	Display trace		
	(DPMYØ2LT)	A3	A12-A1
ENDPCN	Enable display counter	A3	A3
ENTRHOLT	Enable trace horizontal	A3	A12-A2
ENTRHOHT	Enable trace horizontal	A3	A3
ENTXLNLT	Enable text line	A3	A12-A2
ENTXSKLT	Enable text softkey	A3	A3
EPDBØØ11	Expanded data bus	A2,A3	A12-A2
EPHO14	Expanded horizontal		•
44 4-	bus 14	A3	A12-A2
EPX-ØØØ2	Expand X 0002	A3	A12-A2
EPY-ØØØ1	Expand Y 0001	A3	A12-A2
EP12LT	Expand 12	A3	A12-A2
HOMO	Horizontal mode	A3	A3
ILØ5LT ILØ5DPLT	Interrupt level 05	A3	A12-A6
LLWODPLI	Interrupt level Ø5		
IOSLØ5LT	display I/O select Ø5	A3	A3
IVDCDB		A6	-
LVDCDB	Invert display control address bus	A3	410 40
LEDALT	Latch enable DAC	A3	A12-A2
LEDAHT	Latch enable DAC	A3	A12-A2
LEDC	Latch enable display	AJ	A12-A2
1220	control	A3	A12-A4
MXCPAD (WRAQHT)	Multiplex copy address	A3	A12-A4
TYSLØ2LT	Memory select Ø2	A6	ALZ=A4
MYSLØ2HT	Memory select Ø2	A3	
11029433	(CLUPAB)	A.J	-
DETRØILT	Output enable trace 01	A3	A12-A4
ETRØ2LT	Output enable trace 02	A3	A12-A4
ETXLT	Output enable text	A3	A12-A4
FPY	Penlift polarity	A3	A12-A1
LOT	Plot	A3	A3
PLZEOT	Plot zero output	A3	A12-A1
SDPØØ11	Present display bus 0011		
ULT	Pen-up signaal	A3 .	A3
RDDMLT	Read display memory	A3	Al2-Al
RDDPDALT	Read display data	A3	A12-A4
SDAAKLT	Reset data acknowledge	A3	A3
TDPLT	Restart display	A3	A3
SAPL	Sample plot	A3	A3
APLLT	Sample plot	A3	A12-A1
SARY	Sample ready		A3
SARYAKLT	Sample ready acknowledge	A4	-
	(DITROB) (WRAQRT)	A3	A12-A4

	Description	Signal source	Signal destination(s)
SAVELT	Save	Δ3	A3
SLTRILLT	Select trace IL	A3	A12-A4
SLTRIHLT	Select trace IH	A3	A12-A4
SLTR2LLT	Select trace 2L	A3	A12-A4
SLTR2HLT	Select trace 2H	A3	A12-A4
SMLT	Smooth	A3	A12-A2
SMDLLT	Smooth delay	A3	A3
STDP	Start display	A3	A3
SVR1	Save register Rl	A3	A3
SVR2LT	Save register R2	A3	A3
SVR3	Save register R3	A3	A3
SYDP	Synchronize display	A3	A12-A8
TRAB13	Trace address bus 13	A3	A12-A6
TXABI3	Text address bus 13	A3	A12-A4
TXABIS		A3	A12-A4 A3
	Text line softkey	AJ	AS
UPCKØ8	Microprocessor	46	
	clock 8 Mhz	A6	-
UPRDLT	Microprocessor read	A6	-
UPRDHT	Microprocessor read	A3	A3
UPRSOTLT	Microprocessor reset out		-
UPWRLT	Microprocessor write	A6	-
VEDBØ912	Vertical data		
	bus Ø912	A2	-
WETRØILT	Write enable trace Ø1	A3	A4
WETRØ2LT	Write enable trace #2	A.3	A12-A4
WETXLT	Write enable		
	text (WRØ2LT)	A3	A12-A4
WRAQLT	Write acquisition	A3	A3
WRAQHT	Write acquisition (SARYAKLT)	A3	A3
WRDPPALT	Write display parameters	A3	A3
WRDPSTLT	Write display start	A3	A3
WRHOPOLT	Write horizontal		
	position	A3	A12-A2
WRHOVRLT	Write horizontal	A3	A12-A2
WRPSDPLT	Write preset display	A3	A3
WRVEPOLT	Write vertical position	A3	A12-A2
WRØØLT	Write 00	A3	A3
WRØ1LT	Write Ø1	A3	A3
WRØ2LT	Write Ø2 (WETXLT)	A3	A12-A4
Z-ACLT	Z - active	A3	A12-A4 A3
Z-ACLI Z-BLHT	Z - active Z - blanking signal		A12-A1
2-8LHT 2-DP	Z - display	A3	
		M.S	A3






Figure 8.3.7 Unit A3 - DISPLAY CONTROL UNIT - p.c.b. lay-out.

MAT 2533 87 0109




i; re 8.3.8 Unit A3 - DISPLAY CONTROL UNIT - circuit diagram.



L

. !



## CONTENTS

8.4.1	General information	8.4-1
8.4.2	Copying trace data	8.4-2
		8,4-3
8.4.4	Storage of text	
8.4.5		8.4-5
8.4.6		8.4-5
0.4.7		8.4-5
8,4,8	Trigger address comparator	8.4-6
8.4.9	Signal name list	8.4-6

## 8.4.1 General information

This unit basically comprises the four random-access registers  $R\emptyset,$   $R1,\ R2$  and R3 of the trace memory, the text memory, the copy address counter and their associated control circuits.

### 8.4.2 Copying trace data from the DPU into display register RØ

On receipt of a trigger pulse, a coupling is realized between the DPU (digital processing unit) and register RØ of the trace memory unit. The DPU places its 12-bit (two - complement) trace data on the sample data bus linen SADBMJ. This bus is connected to the trace data latch consisting of D2001 and 2002. Each trace data word is clocked in the latch with signal latch enable display (LEDP). This is done in the rhythm of the acquisition system.

Trace data format:



Signal LEDP switches also a handshake flipflop D2017, resulting in an active SARY (sample ready) signal. When the trace data word is copied to register RØ, the SARYAKLT signal resets the handshake flip flop, which informs the DPU that the next trace data word can be sent to the trace data latch.

In this way the display unit is informed that new trace data is available on the output bus lines TRDBØ0 ... TRDBØ of the trace data latch. This trace data bus is connected to the four display registers. New trace data however is always stored in register RØ. This is done in a rhythm which is determined by the acquisition system.

RAM's D2008 and D2009 form together the two 4kx16 registers RØ and R1 and D2011 and D2012 form together the two 4kx16 registers R2 and R3.

Addresses for register RØ needed during the copy cycle of trace data from the DPU into register RØ, are generated by a copy address counter which consists of D2018, D2019 and D2021. The copy counter address bits CPABØØ ... CPABIL are applied to the trace register RØ via address multiplexer II consisting of D2037, D2038 and D2039 as TRABØ1 ... TRAB12.

Address line TRAB13 us separately generated and is used for the switching between RØ and R1 or between R2 and R3.

The counter is first resetted to its zero state by signal RSDU-LT (reset DPU). After an active trigger the copy cycle is started and the register will be completely filled once with trace data from the acquisition system. The counter is counting (and thus producing addresses for register R\$\tilde{\theta}\$. CNCPCN pulses (count pulses for the copy address counter) which are generated in the rhythm in which the acquisition system offers the new trace data. At the end of the copy cycle, the counter generates a signal TCCPCN (terminal count copy address counter) and the cycle is stopped.

Register RØ is furthermore controlled by its chip select signals CSTRILLT and CSTRIBLT which can only be active when the memory select down signal MYSLDWLT is not active and by the write enable signal WETRØILT. 8.4.3 Saving trace data from register RØ into one of the registers R1, R2 or R3.

The address information needed for register RØ and the selected register is generated by the display address counter. The address lines DPABMO ... DPABHI are applied to the registers RØ, RI, R2 and R3 via address multiplexer I consisting of D2031, D2033, D2032 and D2041 when cycle counter display address bus signal CLDPAB is active and via address multiplexer II consisting of D2037, D2038 and D2039 as TRABØ ... TRABI2 when multiplexed copy address signal MXCPAD is active.

Each trace data word on the register RØ trace data output lines TRDBØØ..TRDBIS is first saved in a save latch consisting of D2028 and D2029 with the clock save latch signal CKSVLA. The saved word is then afterwards saved in the selected memory by using exactly the same display address. Address line TRABIS is switched to point to the selected register which is activated via its chip select signal and write enable signal. The output of the save latch is disabled by the disable save latch signal DISVLA. For the next word the microprocessor increases the address number and so on. After 4096 of these actions the save action is completed. The save latch is not used when data has to be saved in register R2. Save is then done directly from RØ and R2.

## 8.4.4 Storage of text in the text memory

All used kinds of texts are generated by the microprocessor system and stored when they are needed in a 8kx16 bit text memory consisting of D2014 and D2016.

The addresses needed for the storage of text in the text memory are generated by the microprocessor. The microprocessor address lines ABØ1 ... AB12 are applied to the text memory via address multiplexer I consisting of D2031, D2032, D2033 and D2041 as TXABØ1 ... TXAB12.

The text data consists of vertical and horizontal coordinates and an intensity flag. This data is generated by the microprocessor system. The data bits DBBØ ... DB15 are applied via a bidirectional lattch consisting of D2003 and D2004 as TXDBØØ ... TXDB15 to the text memory.

The following text data formats exist: Top area text (TAT) Trace area text (TRAT) Bottom area text (BAT) TXDB 15 14 13 12 11 10 9 8 7 INT X8 X7 X6 X5 X4 X3 X2 X1 X0 Y5 Y4 Y3 Y2 Y1 Y0 Y-coordinate (6-bits) - X-coordinate (9-bits) "1" means high intensity Intensity flag "Ø" means low intensity Softkey text (SKT) TXDB 15 14 13 12 11 10 9 8 7 INT X5 X4 X3 X2 X1 XØ Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 YØ - Y-coordinate (9-bits) - X-coordinate (6-bits) "1" means high intensity - Intensity flag "Ø" means low intensity Miscellaneous text (MSC) TXDB | 15 | 14 | 13 | 12 | 11 | 10 | INT Y9 Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 YØ - Y-coordinate (10-bits) (on even addresses) - Not used "l" means high intensity - Intensity flag "#" means low intensity TXDB 15 14 13 12 11 10 X9 X8 X7 X6 X5 X4 X3 X2 X1 XØ X-coordinate (10-bits) (on odd addresses) Not used

For storage of miscellaneous texts, two words are stored, one for the Y-coordinate and the intensity flag and the other one for the X-coordinate.

If no text has to be displayed, a word of only one's will be stored in the text memory and the trace will be suppressed.

### 8.4.5 Reading trace data for display purposes

The display memory addresses which are needed during the display cycle for trace data are generated by a display address counter which is located on the display control unit A3.

The display counter output address bits DPABBØ ... DPABII are applied via address multiplexer I and address multiplexer II to the address inputs of the four display registers RØ, RI. RZ and R3.

Each register can be selected for display by the generation of its chip select signal, its output enable signal and the register select signal family.

The selected register places its output data word on the trace data bus lines TRDB\$\textit{\textit{0}}\$ ... TRDB\$\textit{15}\$. This data is applied to the display control latch by latch enable display control latch signal LBDC. The output data bits DCDB\$\textit{\textit{0}}\$ ... DCDB\$\textit{15}\$ are applied then to the display DAC unit A2 for further handling.

## 8.4.6 Reading text data for display purposes

The text memory addresses which are needed during the display cycle for text data are generated by the display address counter. These display address counter address bits DPABBØ ... DPABII are applied via address multiplexer I to the address inputs of the text memory. The text memory is selected by the generation of its chip select signal, its output enable signal and the register select signal TXABI3. The text output data word is placed on the text data bus lines TXDBØØ ... TXDBI5 and via the text/trace buffer consisting of D2006 and D2007 applied to the display control latch. The output data bits DCDBØØ ... DCDBI5 are applied then to the display DAC unit A2 for further handling.

### 8.4.7 Data communication via options

Instruments which are equipped with option can communicate with the trace memory as well as the text memory via the following signal paths.

### Trace memory:

Addresses are generated by the microprocessor and via address multiplexers I and II applied to the display memory. Data communication is done via the microprocessor data bus, the bidirectional text/trace buffer and the trace data bus or vice versa.

### Text memory:

Addresses are generated by the microprocessor and via address multiplexer I applied to the text memory. Data communication is done via the microprocessor bus, the bidirectional data/text latch and the text data bus or vice versa.

### 8.4.8 Trigger address comparator

The TRIGGER ADDRESS COMPARATOR is part of the address generator on the DPU CONTROL (Unit A8).

D2022 and D2023 form a 12 bit latch, in which data from the DPU address bus (DUARDØ...11) can be loaded by the DAVA signal. It is reset when the DPU (Unit A9) is reset by RSDU--TT.

The address data from the latch is compared with address data on the DPU address bus by a 12 bit comparator (D2024, D2026 and D2027). When both addresses are the same, the signal OTCM is high. This signal is led to the status multiplexer on unit A8.

### 8.4.9 Signal name list

### UNIT A4

Signal name	Description	Signal source	Signal destination(s)
ABØ112	Address bus Øl12	A6	-
CKSVLA	Clock save latch	A.3	_
CLDPAB	Clock display		
	adress bus	A3	-
CLUPAB	Clock microprocessor bus	A3	-
CNCPCN	Count copy address		
	counter	8A	-
CPABØØ11	Copy counter address		
	bus 0011	A4	A4
CSTRILLT	Chip select trace 1L	A4	A4
CSTR1HLT	Chip select trace 1H	A4	A4
CSTR2LLT	Chip select trace 2L	A4	A4
CSTR2HLT	Chip select trace 2H	A4	A4
CSTXLT	Chip select text	A3	-
DAAKLT	Data acknowledge	A3	-
DAAKHT	Data acknowledge	A3	
DAVA	Data valid	A5	-
DBØØ15	Data bus ØØ15	A6	-
DCDBØØ15	Display control data		
	bus 0015	A4	A12-A2, A12-A3
DIDBTX	Disable data bus text-	A3	4.
	buffer		
DIDCLA	Disable display control	A4	-
	latch		
DISVLA	Disable save latch	A3	-
DITRDB	Disable trace data bus .	A3 :	<b>→</b>
	(SARYAKLT)		
DITXTR	Disable text trace	A3	-
	buffer		
DPABØØ11	Display address		
	bus 0011	A3	-
DRTXTR	Direction text trace	A3	_
	buffer		
DUABØØ11	DPU address		
-	bus ØØ11	A8	_
ENCPSA	Enable copy sample	A4	A12-A8
LEDC	Latch enable display	A3	
	control		
LEDP	Latch enable display	A8	-

Signal-name	Description	Signal source	Signal destination(s)
MXCPAD	Multiplex copy address	A3	
MYSLDWLT	Memory select down	A6	_
MYSLØ2LT	Memor♥ select Ø2	A6	· _
OETRØ1LT	Output enable trace Ø1	A3	-
OETRØ2LT	Output enable trace 02	A3	_
OETXLT	Output enable text	A3	_
OFDP	Overflow display	A9	-
OTCM	Output comparator	A4	A12-A8
RDDMLT	Read display memory	A3	_
RLDP	Real sample display	A9	_
RSDULT	Reset DPU	A8	_
SADBØØ09	Sample data	110	
0.100000011100	bus 0009	A9+A11	
SARY	Sample ready	A4	A3
SARYAKLT	Sample ready acknowledge (DITRDB)		_
SLTRILLT	Select trace 1L	A3	_
SLTR1HLT	Select trace IH	A3	_
SLTR2LLT	Select trace 2L	A3	_
SLTR2HLT	Select trace 2H	A3	-
TCCPCN	Terminal count copy address counter	A4	A12-A8
TRABØ112	Trace address		
	bus Ø112	A4	A4
TRAB13	Trace address bus 13	A3	
TRDBØØ15	Trace data		
	bus ØØ15	A4	A4.
TXABØ112	Text address		
	bus 🕬12	A4	A4
TXAB13	Text address bus 13	A3	-
TXDBØØ15	Text data bus ØØ15	A4	A4
UPCKØ8	Microprocessor clock 8 MHz	A6	-
WETRØILT	Write enable trace Ø1	A3	- ·
WETRØ2LT	Write enable trace Ø2	A3	-
WETXLT	Write enable text	A3	_






Figure 8.4.1 Unit A4 - DISPLAY MEMORY UNIT - p.c.b. lay-out.

AT 2534




i |re 8.4.2 Unit A4 - DISPLAY MEMORY UNIT - circuit diagram.



Ĺ

## UNIT A5 - MRAM UNIT



### CONTENTS

8.5.1	General information	8,5-1
8.5.2	Memory circuit	8.5-1
	ACL circuit	
⋒.5.4	Signal name list	8.5-4

### 8.5.1 General information

This unit basically consists of the microprocessor memory circuit (RAM) and the acquisition control logic (ACL).

### 8.5.2 Memory circuit

The microprocessor memory circuit consists of a RAM, an optional ROM and some control logic.

The RAM consists of D1834 and D1836. They are both 8K x 8, together forming an 8K x 16 RAM. For future expansions, it is possible to use 32K x 8 RAMs. Then the soldering joint J1801 should be changed over.

The ROMs D1837 and D1838 are not fitted. They are reserved for future expansion.

Normally 64X x 8 ROMs may be fitted, but it is possible to use 32K x 8 ROMs. Then the soldering joint J1802 should be changed over.

The ADDRESS REGISTER latches the data of the microprocessor address lines, It is clocked by CKAB--HT, which is active when addresses on the address bus are stable.

The BIDIRECTIONAL DATA buffer buffers the data lines to the microprocessor. It is enabled by CKAB--LT. The direction of data transfer is determined by RARD--LT.

The logic behind the buffer generates the RAM select signals SLRALOLT and SLRAHIUT.

When the power goes down, MYSLDWLT goes low. Now D1833 separates SURALOLT and SLRAHILT from the select logic and so they go to VBBa level. The RAMs are deselected, their contents remain.

The remaining select logic generates delayed CKAB signals and DATRAKLT, when this unit is selected.

The delay of the CKAB signals (R1802 and C1851) ensures stable data on the address bus and the data bus when they are clocked in. The delay of DATRAKLT (R1839 and C1852) ensures enough data setup time for the RAM.

Further there is some logic to generate the SLR02-LT signal for the optional ROM2.

### 8.5.3 ACL circuit

The ACL circuit consists of the following parts:

- Mode register
- Slow clock generator
- Slow time base logic
- Acquisition control logic
- Shift logic

The MODE REGISTER latches and decodes data from the microprocessor, which are used in the slow time base logic, the acquisition control logic and the shift logic.

The SLOW CLOCK GENERATOR generates signals, which are used in slow time base modes. These signals are derived from UPCK16, the 16 MHz microprocessor clock. The generated signals are:

Name	Frequency	
CKCDOC	16 MHz	
TBCKØ8	8 MHz	
CKSWTB	1,6 MHz	
CK16ØØ	1,6 MHz	

The SLOW TIME BASE LOGIC consists of D1801, D1821, D1803 and D1811. It generates various control signals which are used in the slow time base modes.

These are the modes in the time base range500 us/div...360 s/div and the read out cycles of the P°CCD mode and the random sampling mode. D1801 is a triple programmable counter; the time base counter. Counter 1 and counter 2 are cascaded to achieve a dividing range which is big enough to divide the CKSWTB signal down to the desired frequency at the time base setting 360 s/div. The divide ratio is determined by RADBØO...RADBØ7, which come from the mirroprocessor.

The output of counter 2 is led to pin 2 of D1811, where it is latched with various other control signals, which may arrive at slightly different times, due to propagation delay times.

At the output of D1811 all signals are available at the same moment. Counter 3 in D1801 counts down the filling of the P<sup>2</sup>CCD with samples, when a new time base setting is selected. When the P<sup>2</sup>CCD is filled, a clock is given to pin 11 of D1821, which activates ENSWTB. The counter is a mono stable count down counter, which is triggered by the RSTB-LT signal.

IC D1803 is an PPLS (Field Programmable Logic Sequencer) that generates 4 acquisition control signals, depending on the selected time base mode.

The ENSWTB signals enables the output signals.

SYSWIED is a 1,25 us long clock pulse at the falling edge of SWIE. RESAD2 is a 2,5 us long clock pulse at the falling edge of SWIE. RESMN01 and REMEMO1 are used for the generation of reset pulses on unit A49 for the peak detectors on unit A33. They are only present when MIN / MAX is on.

When an external clock is selected (SLETCK) the external clock (ETCK) is synchronised with SCEV#1 by D1803.

The ACQUISITION CONTROL LOGIC consists of an FPLS (D1804), a latch (D1822) and a triple programmable counter; the ACL counter (D1802). The counter and the FFLS together generate a number of control signals, depending on the selected time base mode. They are buffered by D1822.

The SHIFT LOGIC generates a TKSA signal for the DPU when a sample, that has to be used, leaves the  $P^2CCD$  (see figure 8.5.1).




Figure 8.5.1 SHIFT LOGIC

In Direct mode Single channel, the frequency of the sample clock and the transport clock is 400 kHz. So every 2,5 us a sample is taken and transported.

At a time base setting of 100~ms/div every 250 us a sample is used to be displayed ( $100~\text{ms} \times 10~\text{div/4K}$  samples). So only 1 of 100~samples is used.

The moments on which a sample is taken, that is to be displayed later, is marked by TKSAØ2, which is derived from SWTB. As the sample is transported through the P^CCD, TKSAØ2 is synchronously shifted through the SHIFT LOGIC under control of the STCV signal. When the sample shifts out of  $P^2$ CCD the TKSØ2 signal, which is now called TKSA, shifts out the shift logic.

The shift logic consists of IC's D1812...1814 and D1816...1819. D1813 is a quadruple 64-stage shift register, which is connected in cascade to obtain a 256-stage shift register. The number of stages is extended by D1814.

The shift register is clocked by STCV--IT. TKSA#2 at pin 9 determines wether a "1" or a "#" shifts in the register. D1816 is used to delay some signals and to synchronize them on STCV--IT.

D1817 and D1818 form together a multiplexer, which selects the correct signal in the various modes (TKSAØ1).

D1819 latches TKSAØ1 together with some other signals to offer them synchronously to the DPU.

# 8.5.4 Signal name list

UNIT A5

Signal name	Description	Signal source	Signal destination(s)
ABØ116	Address bus Øl16	A6	
AB19	Address bus 19	A6	_
CD	P <sup>2</sup> CCD mode	A5 .	A5
CDRD	P <sup>2</sup> CCD read	A25	-
CDRDØL	P <sup>2</sup> CCD read Ø1	A5	A5
CDRD-2	P <sup>2</sup> CCD read 2	A26	-
CHPT	Channel pointer	A5	A8
CHPTØl	Channel pointer Ø1	A33	-
CK1600	Clock 1.6 MHz	A5	A12-A25
CKABHT	Clock address bus	A.5	A5
CKABLT	Clock address bus	A5	A5
CKCDOC	Clock P <sup>2</sup> CCD output	***	113
ONODOO	control	A5	A12-A25
CKSWTB	Clock slow time base	A5	A5
CSALCNLT	Chip select ACL counter	A5	A5
CSTBCNLT	Chip select time base	a.J	NJ.
CRIDCALL	counter	A5	A5
DATITOREM		A6 ·	AJ
DAHISBLT	Data high strobe		-
DALOSBLT	Data low strobe	A6	-
DATRAKLT	Data transfer	10.15.15.10	
	acknowledge	A3+A5+A6+A8	
DAVA	Data valid	A5	A12-A8,
			A12-A4
DAVAØ1	Data valid Øl	A5	A5
DAVALT	Data valid	A5	A5
DBØØ15	Data bus ØØ15	A6	-
DS	Direct special mode	A5	A5
DUAL	A and B mode	A5	A5
ENDBBFLT	Enable data bus buffer	A5	A5
ENSWIB	Enable slow time base	A5	A5 ·
ENSWTBLT	Enable slow time base	A5	A5
ETCK -	External clock	A25	
ETCKØ1	External clock Ø1	A5	A5
HDOFLT	Hold off	A5	A12-A25-A26
IOSLØ8LT	I/O Select Ø8	A6	-
MM	Min/max mode	A5	A5
MMPT		A5	A12-A8
MMPTØ1	Min/max pointer Øl	A33	M12-A0
MMPTØ2	Min/max pointer 02	A5	A5
MYSLDWLT	Memory select down	A5	A5
MYSLØ1LT	Memory select Ø1	A6	***

Signal name	Description	Signal source	Signal destination(s)
RAABØ116	RAM address		
	bus Ø116	Å5	A5
RAAB19	RAM address bus 19	A5	A5
RADBØØ15	RAM data bus 0015	A5	A.5
RAMYSLLT	RAM memory select	A5	A5
RARDLT	RAM read	A5	A5
RAWRLT	RAM write	A'5	. A5
ROMN	Roll mode manual	A5	. A5
R SMO	Random sampling mode	A5	A5
RSMN	Reset min	A5	A12-A25-A26- A49
RSMNØ1	Reset min Øl	A5	A5
RSMX	Reset max	A5	A12-A25-A26- A49
RSMXØ1	Reset max Ø1	A.5	A5
RSSW	Reset slow	A5	A12-A25-A26
RSTBLT	Reset time base	A5	A5
SCEVØ1	Sample clock even Ø1	A5	A5
SCEVHT	Sample clock even	A25	-
SLETCK	Select external clock	A5	A5
SLRO2-LT	Select ROM2	A5	A5
SLRAHILT	Select RAMØ high byte	A5	A5
SLRALOLT	Select RAM® low byte	A5	A.5
STCV	Start conversion	A33	-
STDAVA	Set data valid	A5	A5
STSW	Set slow	A5	A12-A25-A26
SWCKLT	Slow clock	A.5	A.5
SWCKØ1	Slow clock #1	A25	_
SWCKØ2	Slow clock Ø2	A5	A5
SWTB	Slow time base	A5	- A5
SYSWIB	Synchronised slow		
*	time base	A5	A12-A25-A26-
			A49
SYSWTBØ1	Synchronised slow		
	time base 01	A5	A5
TBCKØ8	Time base clock 8 MHz	A5 ·	A5
TC13	Timer counter 13	A.5	A5
TCEVØ1	Transport clock even Ø1	A5	A5
TCEVLT	Transport clock even	A25	_
TDLD	Trigger delay load	A5	A12-A25-A26
TDUF	Trigger delay underflow		
TDUFØ1	Trigger delay		
	underflow 01	A5	A5
TKSA	Take sample	A5	A12-A8
TKSAØ1	Take sample #1	A5	A5
TKSAØ2	Take sample #2	A5	A5
TRRY	Transfer ready	A8	**
rmer 1 6	Microprocessor clock	110	
UPCKIO	16 MHz	A6	_
UPRDLT	Microprocessor read	A6	_
UPWRLT	Microprocessor write	A6	
VBB	Voltage battery backup	A6	- Opp
VBBa	Voltage battery backup		A5
ZECH	Zero channel	A5	A12-A25-A33
andii	zero channer	a)	WIT-WED-WOD

8




Figure 8.5.2 Unit A5 - MRAM UNIT - p.c.b. lay-out.

AT2535






Figure 8.5.3 Unit A5 - MRAM UNIT - circuit diagram.



### UNIT A6 - UP UNIT



## CONTENTS

8.6.1	General information	8.6-1
8.6.2	Memory map,	8.6-2
8.6.3	Interrupts	8.6-3
₪.6.4	Circuit description	8.6-4
8.6.5	Signal name list	8.6-7

## 8.6.1 General information

This unit mainly consists of a powerfull 68000 microprocessor configuration with EPROM, address decoders, I/O buffers and a clock generator. The microprocessor runs at a clock frequency of 8 MHz. A bus arbiter has been provided to allow a multiprocessor system, which is used when options are installed in the instrument. The microprocessor has an asynchronous bus structure with a 24 bit address bus and a 16 bit data bus.

Asynchronous means that the microprocessor waits for a "data acknowledge" signal from selected I/O circuitry, before continuing. This enables the microprocessor to handle different access times in I/O circuitry.

ŏ

## 8.6.2 Memory map

Only a part of the complete address range is used, according to the following memory map which also gives the memory select signals.

111 (- )	1	
Address (Hex)		
<b>44444</b>	ROMØ	
Ø1FFFF	ROM	
Ø2 ØØØØ	2017	-Unit A6
Ø3FFFF	ROMI	Ouit As
94000	Not used	
Ø5FFFF	Not used	
Ø6ØØØØ	uP I/O	
Ø7FFFF	UP 1/0	
	Not used	
	NOT used	Outside unit A6
Сфффф	1/0	I/O Select
CFFFFF	1/0	1/O Select
DØØØØØ	ramø	MYSLØ1LT
DØFFFF	KAMP	Unit A5
	Not used	
D2ØØØØ	Display	MYSLØ2LT
	RAM	Unit A4
D3FFFF		
D4ØØØØ	DPU	MYSLØ3LT
D5FFFF	RAM + I/O	Unit A8
D6ØØØØ		
D7FFFF	OPTION 2	MYSLØ4LT
D8ØØØØ		
	ROM2	MYSLØ1LT
D9FFFF	(optional)	Unit A5
DAØØØ		
FFFFFF	Not used	

A number of I/O select signals select address ranges in the I/O part of the memory map, according to the following table:

Select signal	Selected address range	Used for
IOSLØ3LT IOSLØ4LT IOSLØ5LT IOSLØ6LT IOSLØ6LT IOSLØ8LT IOSLØ8LT IOSLØ8LT	C00000-C1FFFFF C20000-C3FFFFF C40000-C5FFFFF C80000-C7FFFFF C80000-C9FFFFF CA0000-CBFFFFF CC0000-CDFFFFF CE0000-CFFFFFF	Option Front units A13 + A14 Display unit A3 CCD logic unit A26 Management unit A25 A.C.L. part unit A5 Not used Option

The data acknowledge signal for the microprocessor is generated on this unit (A6) when an I/O select signal is active. When a memory select signal is active the data acknowledge signal is generated on the selected unit via a wired or open collector circuit (DATRAKIT).

## 8.6.3 Interrupts

Peripheral circuits can generate an interrupt to the microprocessor to ask for special actions. Each interrupt has a priority level according to the table below. The higher the interrupt number is, the higher it's priority level is. Interrupts with a lower or equal level than the level of the current processor priority are inhibited, until the processor priority is lower than the interrupt level.

Interrupt signal	Comes from
ILØ1LT	Microprocessor unit A6
ILØ2LT	DPU unit A9
ILØ3LT	Front unit A14
ILØ4LT	Option
ILØ5LT	Display unit A3
ILØ6LT	Management unit A25
ILØ7LT	Power 2 unit A20

The functions of the interrupts are:

ILØ1LT	Comes every 40 ms. It starts a scan of the front panel keys and updates the status of the pilot lamps.
ILØ2LT	Marks the end of a DPU program or that the DPU has started to transfer data to the display register RØ.
ILØ3LT	Marks that one of the rotaries on the front panel has been turned.
ILØ4LT	Is reserved for use by an option.
11.05LT	Marks the end of a display cycle,
ILØ6LT	Marks that delta-t information is available on the management unit.
ILØ7LT	Marks that the power goes down.

#### 8.6.4 Circuit description

The MICROPROCESSOR (D1717) is connected via the microprocessor data bus to the BIDIRECTIONAL DATA BUS BUFFER and to ROMO and ROM1. ROMØ and ROMI consists each of two 64K x 8 ROMS, together forming two 64K x 16 ROMs.

ROMØ may also consist of two 32K x 8 ROMs. Then soldering joint J1701 should be changed over.

It is also possible to use 16K x 8 ROMs, when soldering joint J1702 has also been changed over.

The ROMs are addressed via the microprocessor address bus. This bus is buffered to the other units by the ADDRESS BUS BUFFER. The circuit consisting of D1737, D1741 and D1747 generate the memory

select signals and some strobe signals.

The circuit consisting of D1744 and D1746 generate the I/O select signals. Via D1743 and D1714 DATRAKLT goes down with a short delay as

one of the I/O select signals goes down.

DATRAKLT can also be pulled down by circuits on other units via pin C8 on connector X1701 and the service switch X1707. This switch can be changed over to generate a data transfer acknowledge by the SLBUENLT signal, which is used by the diagnostic software (see chapter 11.4.4). The circuit around D1741 generates ROM select signals and some other control signals.

The 3 function control signals are applied to a gate in D1737, which detects the interrupt acknowledge status of the microprocessor, when all function code signals are high. This is used to generate VAPEADLT

and memory select control signals.

The monostable multivibrator D1709 keeps the bus busy signal a while active, after the microprocessor has accessed the display RAM. This prevents other microprocessors on options to take over the bus, when the microprocessor has transferred data to the display memory, to assure enough time for the display memory control logic to write the data in the display memory (unit A4).

### The BUS ARBITER

The BUS ARBITER consists of a dedicated IC (D1731) and associated logic. It's main function is to assign control of the microprocessor busses to the microprocessor that claims the control. When no options are installed in the instrument there is only one microprocessor, so the bus arbiter has no arbiter fonction. The BUS ARBITER circuit is reset by the microprocessor reset signal (UPRSOTLT) from the RESET/HALT logic. The capacitors C1754...C1761 and resistor network R1726 give delay times, which time the taking over of the microprocessor busses by another microprocessor.

The associated logic generates a number of control signals for the arbiter function as well as for normal microprocessor functions. The shift register D1748 generates the CLWR--LT signal that lies with its edges between the edges of one of the memory select signals. So first the memory select signal goes down, next the CLWR--LT pulse and UPWR--LT pulse at D1721 come and finally the memory select signal goes high.

The CLOCK GENERATOR consists of a compact integrated crystal oscillator of 16 MHz (G1701) and a number of divider stages. The table below gives the frequency of the generated signals.

Name	Frequency
UPCK16	16 MHz
UPCKØ8	8 MHz
UPCK	8 MHz
Z-MO-XT	200 kHz
TIC	25 Hz

By changing over soldering joint J1707 all frequencies are divided by 2. This can be used to detect access time problems.

The INTERRUPT PRIORITY LEVEL ENCODER (D1708) encodes 7 offered interrupt levels to a 3 bit binary code (IPLØ...2), which is applied to the microprocessor. A reaction of the microprocessor on ILD1--IT might be postponed a while, because interrupts with a higher priority are present. Now flipflop D1704 keeps ILD1--IT low, when TIC goes high after 20 ms. When the interrupt is acknowledged the flipflop is reset by TCRS--IT.

Gate D1739 is a buffer between the HCT logic on unit A3 and the LS TTL logic of D1708.

ILØ7--IT (power down) is also routed to the reset/halt logic, to halt the microprocessor.

The WATCHDOG consists of a retriggerable monostable multivibrator (bl1709), an oscillator (bl1709) and the reser/halt logic. When the microprocessor program runs normally, the multivibrator is retriggered within every 2 seconds by WD----LT. This keeps pin 12 of D2709 low. Via D1712 UPRSOTLT and UPHA--LT stay high. When another microprocessor has taken over control over the system, WD----LT is generated by this microprocessor.

If the WD----IT signal does not come within 2 seconds (e.g. due to an abnormal program sequence) pin 12 of D1709 goes high. Now the microprocessor is halted by UPHA--IT and the hardware is reset by UPRSOTIT.

The gate of D1712 pins 1, 2 and 3 forms an oscillator, so after about 2 seconds UPHA--LT and UPRSOTLT become inactive. The microprocessor will restart, generate the WD---LT signal and so on.

If for some reason the microprocessor should not restart correctly the oscillator of D1712 gives a halt plus reset after 2 seconds and after another 2 seconds the microprocessor can restart again. The strap XI708 allows disabling of the watchdog, which is used for the diagnostic software (see section 11.4).

A start of the microprocessor and a restart caused by the watchdog initiates the power up routine (see section 11.4).

If the power goes down IL#7-IT halts the microprocessor via pin 5 of D1712. Capacitor C1753 keeps IL#7-IT long enough low at power up, to be sure that all supply voltages are present when the microprocessor starts.

The INPUT PORT enables the microprocessor to read the status of 3 service switches and the status of the battery.

Service switch XI703 should always be open in this instrument.

Service switches XI704 and XI706 have functions for the diagnostic software (see section 11.4.4).

Via the OUTPUT PORT, the microprocessor generates the watchdog signal WD----LT with the open collector gate D1714. The battery test circuit is also controlled via the output port.

The BATTERY TEST circuit loads the battery via V1702 and R1712 with a specified current, when the condition of the battery has to be tested after a (re)start of the microprocessor. The COMPARATOR compares the battery voltage with a reference voltage from V1701. When the battery voltage is too low, BAST goes high, which is read by the microprocessor via the input port.

low. When the power is on, +5D supplies the memories via V1712. V1707 prevents that the batteries are charged by +5D. When +5D goes too low as the instrument is switched off, V1711 and V1712 block.

Now the memories are supplied by the battery via V1707. The blocking

The SUPPLY VOLTAGE SWITCH switches +5D off, when this voltage is too

diode V1712 prevents that the battery supplies back to +5D. V1708 will also block, MYSLDWLT will go down, which will deselect the memories. Their contents will remain.

## 8.6.5 Signal name list

UNIT A6

Signal name	Description	Signal source	Signal destination(s)
ABØ12Ø	Address bus Ø12Ø	A6	General
ABBUENLT	Address bus enable	A6	A6
BAST	Battery status	A6	A6
BATS	Battery test	A6	A6
BAVO	Battery voltage	A66	-
BSBULT	Bus busy	A6	Option
BSGROTHT	Bus grant output	A6	Option
BSRQLT	Bus request	Option	A6
CLWRLT	Clocked write	A6	A6
DAAKLT	Data acknowledge	A6	A6
DAAKBSLT	Data acknowledge bus	A6	A6
DAHISBLT	Data high strobe	A6	A12-A3,A12-A5
DALOSBLT	Data low strobe	A6	A12-A3,A12-A5
DASBHT	Data strobe	A6	A6
DATRAKLT	Data transfer	110	
DAIRARDI	acknowledge	A3+A5+A6+A8	A6
DBØØ15	Data bus 0015	A6	General
ENADLT	Enable address	A6	A.6
FCØ2	Function code Ø2	A6	A6
ILØ1LT	Interrupt level Ø1	A6	A6
ILØ2LT	Interrupt level Ø2	A8	.=
ILØ3LT	Interrupt level Ø3	A14	_
ILØ4LT	Interrupt level Ø4	Option	-
ILØ5LT	Interrupt level Ø5	A3	
ILØ6LT	Interrupt level 06	A25	-
ILØ7LT	Interrupt level Ø7	A20	_
IPLØ2	Interrupt priority		
1FLD2	level Ø2	A6	A6
IOSLØ3LT	I/O Select #3	A6	Al2-Option
IOSLØ3LI IOSLØ4LT	I/O Select Ø4	A6	A12-A14
IOSLØ5LT	I/O Select Ø5	A6	A12-A3
IOSLØ5LT	I/O Select Ø6	A6	A12-A25-A26
IOSLØ7LT	I/O Select Ø7	A6	A12-A25
IOSLØ8LT	1/O Select Ø8	A6	A12-A5
	I/O Select Ø9	A6	Al2-Option
IOSLØ9LT	I/O Select 10	A6	Al2-Option
IOSLIØLT	Lower data strobe	A6	A6
LODASBLT	Master select	A6	Option
MASLLT	Memory select Ø1	A6	A12-A5
MYSLØILT		A6	A12-A4
MYSLØ2LT	Memory select 02	A6	A12-A8
MYSLØ3LT	Memory select Ø3	A6	Al2-Option
MYSLØ4LT	Memory select 04	A6	A6
MYSLALHT	Memory select all	A6	A6
MYSLALLT	Memory select all	A6	A12-A4,A12-A5
MYSLDWLT	Memory select down		A6
RDRO	Read ROM	A6	A6
RDSBLT	Read strobe	A6	A6
RQCL	Request clock	. A6	
SLBUENLT	Select bus enable	A6	A6 A6
SLROØ	Select ROM ∅	A6	
SLR01	Select ROM 1	A6	A6

Signal name	Description	Signal source	Signal destination(s)
TCRSLT	TIC reset	A6 ·	A6
TIC	Timer interrupt clock	A6	A6
TSLMA-LT	Timing slave to master	A6	A6
UPABØ123	Microprocessor address bus Ø123	A6	A6
UPADSBHT	Microprocessor address strobe	A6	A6
UPADSBLT	Microprocessor address	A6	A6
UPCK UPCKØ8	Microprocessor clock Microprocessor clock	A6	A6
DI GR96	8 MHz	A6	A12-A4,A12-A8 A12-A3,A12-A9
UPCK16	Microprocessor clock 16 MHz	A6	A12-A5 A12-A8
UPDASBLT	Warran data at a tanka	4.6	A12-A11
UPDBØØ15	Upper data strobe Microprocessor data	A6	A6
	bus ØØ15	A6	A6
UPHALT UPINHT	Microprocessor halt Microprocessor input	A6	A6
UPOTHT	port Microprocessor output	A6	A6
	port	A6	A6
UPRDLT UPRDWR	Microprocessor read Microprocessor	A6	General
	read/write	A6	General
UPRSOTLT	Microprocessor reset out		A12-A3
UPWRLT	Microprocessor write	A6	General
VAPEADLT	Valid peripheral address	A6	A6
VAPESLLT	Valid peripheral select	A6	A6
VBB	Voltage battery backup	A6	Al 2-A5
WDLT	Watch dog	A6+option	A6
WRSBLT	Write strobe	A6	A6
Z-MOXT	Z-modulation -	. A6	A12-A1






Figure 8.6.1 Unit A6 - UP UNIT - p.c.b. lay-out.





### CONTENTS

- 8.7.1 General information..... 8.7-1
- 8.7.1 General information


This OPTION 1 slot is reserved for an optional printed circuit board.

An optional printed circuit board in this slot is not available in standard instruments.

A second slot (OPTION 2) is also available in this instrument (see section 8.10.1).

NOTE: The first option to be installed in this instrument must always be placed in the OPTION I slot. The OPTION 2 slot may only be used if an option is installed already in the OPTION 1 slot.

### UNIT A8 - DPU CONTROL UNIT



## CONTENTS

8.8.1	eneral information	8,8-1
8.8.2	ircuit description	8.8-2
8.8.3	ignal name list	8.8-6

### 8,8.1 General information

The DPU control forms together with the DPU (Data Processing Unit) a fast Data Processor with an instruction cycle time of 125 ns.

The main function of the Data Processor is to accept sample data from the ADC, to perform calculations on it and to load the data in register RØ of the Display unit (see figure 8.8.1).




Figure 8.8.1 Data Processor.

Other functions are:

- Roll mode: roll effect digital Min / Max

- Direct mode: pretrigger digital Min / Max

- P<sup>2</sup>CCD mode: digital leakage correction

linear interpolation

delta-calculation in maximum resolution mode

- Random sampling mode: digital leakage correction

delta-t calculations

- All modes: flag handling (e.g. overflow)

averaging

Digital leakage correction is explained in chapter 8.33.3.3. Digital Min / Max is explained in chapter 8.33.3.5.

To perform these functions there are lines to the Acquisition Control Logic on unit A5, the ADC on unit All and the Display Memory + Control on units A3 and A4.

The Data Processor gets it's programs for the various modes from the microprocessor.

When a program is finished or other DPU actions have to be reported, an interrupt to the microprocessor (ILM2-LIT) is generated. A part of the DPU CONTROL is fitted on unit A4. This trigger address comparator (TACM) is marked with a dashed square in figure 8.8.1. Normally it is rather difficult to check the proper operation of the Data Processor. Therefore it is recommended to use the "DPU test", which is in the diagnostic software (see chapter 11).

### 8.8.2 Circuit description

The DPU (unit A9) performs the calculations on the sample data. To be able to do this, it receives a number of control signals and addresses from the DPU CONTROL

These are derived from program words that are stored in the control memory.

The format of these 32 bit program words is defined as follows:




Figure 8.8.2 Program word format.

bits \$9096	of the next instruction
bit Ø7	marks the end of a program
bits Ø811	selects statusbit in case of a conditional jump
bit 12	if set bits 1627 are data for the instruction register
bit 13	if set bits 1627 are data for the control register
bit 14	if set bits 1627 are data for the offset jump register
bit 15	if set it generates the signal CSDURM for the DPU
bits 1627	data for the instruction register or control register or offset jump register, depending on the status of bits 1214
bits 2831	if set they generate respectively the signals

The control memory may contain one or more programs with a maximum length of 128 words (7 address bits). The program which is selected depends on the 4 most significant address lines (bits 08...11). The DPU CONTROL consists of the following parts:

- address decoder
- mode register
- start/stop logic
- status multiplexer - address multiplexer
- control memory
- buffer
- pipeline register
- instruction register
- control register
- address generator

The ADDRESS DECODER, which mainly consists of IC D1401, decodes some address lines from the microprocessor to the select signals SLOTØ...6. Because the logic on this unit is fast enough, the DATRAKLT signal can go low immediately when MYSLØ3LT goes low. IC D1424 generates a clock signal for the mode register when SLOT2 goes low and the SLAB signal when UPSL goes high. Furtheron this part contains some buffers for clock signals.

The MODE REGISTER (D1418) is an 8 bit latch that latches data from the microprocessor for the control of the start/stop logic.

The START/STOP LOGIC mainly consists of FFLS D1452 (Field Programmable Logic Sequencer). It generates a number of control signals depending on the status of it's input signals.

Three outputs and the output of the status multiplexer are latched by IC D1458. The four outputs determine via the address multiplexer the four most significant address bits of the next instruction. If output pin 16 or pin 17 of D1457 goes low TLØ2--LT is generated via D1404. The microprocessor reads then via D1423 the status of both outputs. The going low of pin 16 marks that the DPU has started to fill display register RØ with samples (ROLL mode and DIRECT mode). The going low of pin 17 marks that the DPU has finished its program.

The STATUS MULTIPLEXER consists of two 1 of 8 multiplexers (D1402 and D1403), which form together a 1 of 16 multiplexer. The status signal that is selected is determined by the SLSS#01...#3 signals from the pipeline register b.

The ADDRESS MULTIPLEXER (D1409, D1411 and D1412) is a 12 bit multiplexer of which 11 bits are used. When a DPU program is executed SLAB is low. NXABØØ...NXØ6 and four output signals of D1458 are selected. The address of the next word in the control memory is determined by the 7 less significant bits of the current word and the signals SSI, IS, CLØ and CL1. When a DPU program is loaded in the control memory by the microprocessor, SLAB is high. The address where the word is loaded is determined by the address selected by the microprocessor.

The CONTROL MEMORY is a 2048 x 32 ram. It is built with four 2048 x 8 ram's (D1426...1429). SLOTS is the write signal for the lower 16 bits of a word, SLOT1 is the write signal for the higher 16 bits of a word.

When a DPU program is executed both are high, which results in the read status of the ram. The data on the DUIR bus are determined by the address on the IRAB.

The buffer is a 32 bit buffer (D1413, D1414, D1416 and D1417) between the microprocessor data bus and the DUIR bus. It seperates data on both buses when a DPU program is executed. When a DPU program is loaded, data from the microprocessor are transferred to the control memory by the SLOTØ and SLOTI signals, which also control the control memory.

The PIPELINE register is a 32 bit register (D1431...1434), which holds the current instruction, while the mext instruction is fetched from the control memory. It is clocked by CKPL, which is generated by the start/stop logic.

At the outputs of the register the definition of the program word can be recognized.

The INSTRUCTION REGISTER (D1441 + D1442) is a 12 bit latch, that latches 12 signals for the DPU. It is clocked by CKIR, which is derived from bit 12 of the program word via D1459.

The CONTROL REGISTER (D1438 + D1439) is a 12 bit latch, that latches 12 signals, which are mainly used on this unit. It is clocked by CKCR, which is derived from bit 13 of the program word.

The ADDRESS GENERATOR generates addresses for the pretrigger ram, the average ram and the flag ram on the DPU. It consists of the following parts:

- buffer
- offset jump register
- address register
- adder
- pretrigger counter
- multiplexer
- trigger address comparator

The BUFFER is a 12 bit buffer (D1421 + D1422), which latches data from the microprocessor. It is clocked by SLOT4. When OTDIPR is low the data are put on the DPU address bus

(DUABØØ...11).

DUABOO is also led to the status multiplexer.

The OFFSET JUMP REGISTER (D1436, D1419 + D1437) consists of two parts. If OTENDT is low, D1436 and D1437 latch DUCK@0...11, which is the offset jump. D1436 and D1437 are clocked by CKOR, which is derived from bit 14 of the program word. The output signals are applied to the adder.

If OTENDT is high DB $\emptyset 8... DB15$ , which represent delta-t information is latched by D1419 on SLOT2. D1437 is reset.

The output signals of D1419 and D1437 are applied to the adder. Due to the inverter D1406 sither the outputs of D1436 or D1419 are enabled.

The ADDRESS REGISTER (D1443 + D1444) is a 12 bit latch, which latches data from the DPU address bus. It is clocked by CKAD. It can be reset by RSAS--IT.

The ADDER is a 12 bit adder, which adds data from the offset jump register and the address register. The carry signal (CYAA) is led to the status multiplexer.

The PRETRIGGER COUNTER (D1453, D1454 + D1456) is a 12 bit presetable up/down counter.

The preset value is loaded from the DPU address bus by LDPRCNLT. The counter value is applied to the pretrigger address bus (FRASDØ. 11). When all counter bits are "" TOPRCN is generated by D1404. It is led to the status multiplexer.

In the direct mode and the roll mode the counter is used as a

In the direct mode and the roll mode the counter is used as a pretrigger counter. In the other modes it is used for various functions.

The MULTIPLEXER (D1449, D1451 and D1452) selects data from the adder or from the pretrigger counter. The data are applied to the DPU address bus.

When SLPRAB is low, the data from the adder are selected, otherwise data from the pretrigger is selected.

Because OTDIPR and OTDIMX are in antiphase (D1406 pin 3 and 4) either the buffer or the multiplexer writes data to the DPU address bus.

The TRIGGER ADDRESS COMPARATOR is fitted on unit A4. Therefore it is described in chapter 8.4.

### 8.8.3 Signal name list

UNIT A8

Signal name	Description	Signal source	Signal destination(s)
ABØ212	Address bus Ø212	A6	
CHPT	Channel pointer	A5	
CKAD	Clock address register	A8	<b>A8</b>
CKCL	Clock cycle counter	A8	A8
CKCR	Clock control register	A8	A8
CKDUR1	Clock DPU register I	A8	A12-A9
CKDUR2LT	Clock DPU register II	A8	A12-A9
CKDUR3	Clock DPU register III	A8	A12-A9
CKDUØ8LT	Clock DPU B MHz	A8	A8
CKDU16LT	Clock DPU 16 MHz	A8 -	A8 .
CKF	Clock flags	A8	A12-A9
CKIR	Clock instruction	***	****
	register	A8	A8
CKOR	Clock offset jump	210	210
OROR	register	A8	A8
CKPL	Clock pipeline register	A8 ·	A8
CLØ1	Cycle Øl	A8	A8
CNCPCN	Count copy address	AO	AU
CNCFGN	counter	A8	A12-A4
co		A8	A12-A9
	Complement		
CSDURM	Chip select DPU ram	A8	A12-A9
CYAA	Carry address adder	A8	A8
CYOT	Carry out	A9	-
DATRAKLT	Data transfer		
	acknowledge	A8+A5+A6	A12-A6
DAVA	Data valid	A5	<del>-</del> .
DBØØ15	Data bus 0015	A6	-
DUABØØ11	DPU address		
	bus ØØ11	A8	A12-A9,
			A12-A4
DUCRØØ11	DPU control		
	register ØØll	A8	8A
DUIRØØ31	DPU instruction		
	register ØØ31	A8	A8
EC	End of conversion	A11	-
ENCP	Enable copy	A8	A8
ENCPSA	Enable copy sample	A4	-
ENOFD	Enable overflow		
	detection	A8	A12-A9
ENPRCN	Enable pretrigger		
	counter	A8	8A
FBRY	Feedback ready	A8	A12-A9
ILØ2LT	Interrupt level Ø2	A8	A12-A6
IRABØØ1Ø	Instruction register		
	address bus 0010	A8	A8
IS	Initialisation	A8	A8
			A6 A8
LDPRCNLT	Load pretrigger counter	A8	
LEDP	Latch enable display	Δ8	A12-A4
MMPT	Min/max pointer	A5	-
MYSLØ3LT	Memory select Ø3	A6	-

Signal name	al name Description		Signal destination(s
NXABØØØ6	Next address		
KARDPPPO	bus \$\$\$6	A8	A8
OEDUØØ	Output enable DPU	A8	A12-A9
OEDUØ1	Output enable DPU Ø1	A8	A12-A9
OFDP	Overflow display	A9	A12-A7
OTCM	Output comparator	A4	
OTDIAD	Output disable ADC	A8	A12-A9,
		Ao	A12-A11
OTDIMX	Output disable		
	multiplexer	A8	A8
OTDIPR	Output disable		
	pretrigger	A8	A8
OTENDT	Output enable delta-t	8A	A8
OTLĐ	Output limit detection	A9	-
PRABØØ11	Pre-trigger address		
	bus ØØ11	A8	A8
RDDURM	Read DPU ram	A8	A12-A9
RLDP	Read sample display	A9	-
RSADLT	Reset address register	A8	8A
RSDULT	Reset DPU	A8	A12-A4
RSDURLT	Reset DPU registers	A8	A12-A9,
MDFON DI	Model Dio logistels	20	A12-A4
SFSRØØ	Select function shift		nea na
	register 00	8A	A12-A9
SFSRØ1	Select function shift		
	register 01	A8	A12-A9
SLAB	Select microprocessor		
	address bus	A8	A8
SLAM	Select average memory	A8	A12-A9
SLOFAD	Select overflow ADC	A8 .	A12-A9
SLOTØ6	Select output Ø6	A8	A8
SLPRAB	Select pretrigger	220	110
	address bus	A8	A8
SLSSØ6	Select status Ø6	A8	A8
SP	Stop	A8	A8
SS	Status	A8	A8
8S1	Status 1		A8
		.A8	
STRLF	Set real sample flag	A8	A12-A9
SYDP	Synchronize display	A3	-
TCCPCN	Terminal count copy		
	address counter	A4	-
TCPRCN	Terminal count		
	pre-trigger counter	A8	A8
TKSA	Take sample	A5 ·	-
TRRY	Transfer ready	A8	A12-A5
UPCKØ8	Microprocessor clock 8 MHz	A6	_
UPCK16	Microprocessor clock		
0. 010	16 MHz	A6	
UPDO	Up/Down	A6 A8	 A8
UPRDLT	Microprocessor read		A8 -
UPWRLT		A6	-
	Microprocessor write	A6	-
UPSL	Microprocessor select	A8	A8

= :






Figure 8.8.3 Unit A8 - DPU CONTROL UNIT - p.c.b. lay-out.




3 |.4 Unit A8 - DPU CONTROL UNIT - circuit diagram.





#### UNIT A9 - DPU UNIT



#### CONTENTS

8.9.1	General information	8,9-1
8.9.2	Circuit description	8.9-1
8.9.3	Example of DPU operation	8.9-4
8.9.4	Signal name list	8 9-5

#### 8,9,1 General information

The DPU (Data Processing Unit) forms together with the DPU control (unit A8) a fast Data Processor. It is recommended to read first chapter 8.8.1 and 8.8.2 before reading chapter 8.9.2.

#### 8.9.2 Circuit description

The DPU consists of the following parts:

- buffer
- register I
- complementer
- adder
- register III
- overflow detection
- reflection suppression
- shift register
- limit detection
- register II
- pretrigger ram
- average ram
- flag ram
- flag handler

All these parts, excepted the adder and the overflow detection, are interconnected via the 16 bits wide DPU data bus (DUDBOD...15),

The BUFFER is a bidirectional data buffer (D1203, D1204 and D1206), To convert the 12 sample data bits to 16 DPU data bits SADB11 is applied to DUDB11...15.

Ten processed sample data bits (SADBØØ...Ø9) are applied to the display memory (unit A4).

When OTDIAD is low, data are transferred from the ADC (unit All) to the DPU. When OTDIAD is high and FBRY or LEDP are high, data is transferred from the DPU to the display memory.

REGISTER I (D1216 + D1217) is a resettable latch, which is clocked by CKDUR1. It is used for various latching functions.

The COMPLEMENTER (+/-) complements data (D1211...D1214). It is used for substructions with the adder.

Because the DPU calculates in two's complement notation, after complemention I should be added to get the correct negative number. This is done by the CO signal on the carry input of the adder (D1218 pin 7).

The ADDER (D1218, D1219, D1221, D1222) adds the data from the complementer and register I. The carry signal at pin 9 of D1222 can generate the CYOT signal via some logic (D1223).

REGISTER III (D1224 + D1226) is a latch, that latches the output result of the adder. It is clocked by CKDUR3.

The OVERFLOW DETECTION (D1231 and associated components) latches on CKDUR3 an overflow bit from D1228 pin 3 and a sign bit from D1222 pin 10 in D1231. So the two bits belong to the data that is clocked in register III. The table below shows which overflow is selected:

SLOFAD	ENOFD	Overflow from
X	0	always "1"
0	1	ADDER
1	1	ADC

Via the logic in D1227 the OTDI3 signal enables wether register 3 by OTEN3-LT or the reflection suppression by OTENRSLT, depending on the presence of overflow.

D1254 decodes the OEDU00 and OEDU01 signals to register control signals, which are active when RDDURM is low.

The REFLECTION SUPPRESSION (D1236...D1239) puts data on the DPU data bus when an overflow occurs, instead of Register III. It consists of a multiplexer, that selects 0000 0000 0011 1111 or 1111 1111 1100 0000, depending on the sign bit from D1231 pin 8.

This circuit prevents the arise of reflection of the input signal in the bottom of the display when high input voltages cause overflow in the display amplitude.

The same is valid in the top of the display with high negative input voltages.

The SHIFT REGISTER (D1242 + D1243) reads data from the DPU data bus, shifts them (left or right) and writes them back to the DPU data bus. This is used for multiplication or division by factors which are a multiple of 2.

The contents of the shift register can be cleared by RSSR--LT, which is used to write zeroes to the DPU data bus. The signals SFSR00 and SFSR01 determine the function of the register (shift left or right, load or hold) on the clock signal CKSR,

The LIMIT DETECTION detects wether DUDBØ4...11 are all zero or one.

The LIMIT DETECTION detects wether DUDB94...11 are all zero or one. This means that the data on the data bus represents a number that is between -16 and +16. This is used for some calculations. REGISTER II (D1207 + D1208) is a latch, which is used for the intermediate storage of calculation results. It is clocked by CKDURZLT. When OTDI2 is low, the register writes it's data to the DPU data bus.

The PRETRIGGER + AVERAGE RAM consists of two 8Kx8 rams (D1249 + D1251), forming together an 8Kx16 ram. The lower address range is used as a 4Kx16 pretrigger ram. The higher address range is used as a 4Kx16 pretriger ram.

average ram.
The addresses for the ram are generated by the address generator on the DPU control (unit A8).

The highest address bit of the ram (pin 2) determines wether the pretrigger or the average ram is selected. In the pretrigger ram a data word consists of 14 data bits, a real sample flag bit and an overflow flag bit.

sample riag bit and an overflow riag bit.
In the average ram a data word consists of 16 data bits.

The FLAG RAM consists of a REAL SAMPLE FLAG RAM and an OVERFLOW FLAG RAM. Each consists of a 4Kxl ram (D1252 and D152), which contain the flags for the data in the average ram.

A real sample flag indicates wether a sample is a real taken sample or a sample that is obtained by means of interpolation between two real samples.

An overflow flag indicates an overflow of a sample. If one or both of two real samples behind each other have an overflow flag, all interpolated samples between them have an overflow flag.

The main functions of the FLAG HANDLER (D1241 and D1232...D1234) are given in the table below.

RDDURM	SLAM	Function of flag handler
. 0	. 0	Write flags (STRFL and STOFF) in pretrigger ram.
1	0	Read flags from pretrigger ram and write flags to Dl233 and/or to display memory (unit A4) via Dl232.
0	1	Write flags in flag ram (D1252 and D1253). Connect DUDB14 and DUDB15 to two MSB's of average ram (D1251 pin 18 + 19)
1	1	Read flags from flag rams to D1233 and to display. Connect two MSB's of average ram to DUDB14 and DUDB15.

The circuit consisting of D1233 and the gates behind, generates an overflow flag for interpolated samples if one of the real samples has an overflow flag.

Note: the overflow flags are not used in this instrument, but they can be read by an option.

#### 8.9.3 Example of DPU operation

- The following example describes in a simplified way the calculation of 7 interpolated samples between 2 real samples.
- It is supposed that:
- a sweep of real samples is placed in the pretrigger ram.
- the distance between 2 real samples is 8 address locations.
- the intermediate locations have to be filled with interpolated samples.
- none of the real samples has an overflow flag.

The next actions are taken by DPU:

- 1: copy a real sample from the pretrigger ram to register II and to the shift register.
- 2: copy the next real sample to register I.
- 3: enable the register II outputs and activate CO (complement); the inverted first sample is applied to the adder.
- 4: now the adder subtracts the first sample from the second sample.
- 5: clock the sample difference in register III.
- 6: copy the sample difference to register I.
- 7: in the meanwhile the shift register has shifted left three times, which means that the sample value is multiplied by 8.
- 8: add the shift register contents and the sample difference.
- 9: clock the result (interpolated sample x8) in register III.
- 10: copy the contents of register III in the shift register.
- 11: by the enabled register III the next interpolated sample x8 is offered to the inputs of this register via the adder and the sample difference in register I.
- 12: clock this next interpolated sample in register III.
- 13: the shift register shifts right three times; the result is an interpolated sample.
- 14: copy the result to the pretrigger ram.
- 15: repeat steps 10 to 14 another six times for the remaining calculations of interpolated samples.

by the address generator on the DPU control.

NOTES: - For obtaining maximum accuracy, the sample difference is not divided by 8, but the sample values are multiplied by 8.

- The complex address generation for the pretrigger ram is done

### 8.9.4 Signal name list

UNIT A9			
Signal name	Description	Signal source	Signal destination(s)
CKDUR1	Clock DPU register I	A8	_
CKDUR2LT	Clock DPU register II	A8	
CKDUR2L1	Clock DPU register III	A8	_
CKF	Clock flags	A8	_
CKSR		A9	
CO	Clock shift register Complement	A8	A9
CSDURM	Chip select DPU ram	A8	_
CSF	Chip select flags	A9	A9
CYOT	Carry out	A9	A12-A8
DUABØØ11	DPU address	. A.	ALZ-RO
DORDDY II	bus ØØ11	A9	
DUDBØØ15	DPU databus ØØ15	A9	A9
ENOFD :	Enable overflow	2.7	K)
ENOID	detection	A8	
FBRY	Feedback ready	A8	_
LEDP	Latch enable display	A8	_
OFAD	Overflow ADC	A11	_
OFDP		A9	410 46
UEDF	Overflow display	A9	A12-A4, A12-A8
OTTATA	Out-out disable DDV		AIZ-AO
OTD12	Output disable DPU		
OTD13	register II	A9	A9 ·
01013	Output disable DPU	4.0	10
OTDIAD	register III	A9	A9
	Output disable ADC	A8	-
OTDISR	Output disable shift		
OFFICE	register	A9	A9
OEDUØØ OEDUØ1	Output enable DPU 00	A8	-
	Output enable DPU Ø1	A8	-
OTENRELT	Output enable reflection		
APPRIL 2 2 0	suppression	A9	A9
OTEN3-LT	Output enable DPU		
0.000 D	register III	A9	A9
OTLD	Output limit detection	A9	A12-A8
RDDURM	Read DPU ram	A8	-
RLDP	Real sample display	A9	A12-A4,
			A12-A8
RSDUR-LT	Reset DPU registers	A8	T.
RSSRLT	Reset shift register	A9	A9
SADBØØ11	Sample data		
amounded.	bus 0011	A9+A11	A12-A4
sfsrøø	Select function shift		
	register 00	A8	-
SFSRØ1	Select function shift		
	register Øl	A8	-
SLAM	Select average memory	A8	-
SLOFAD	Select overflow ADC	A8	-
STOFF	Set overflow flag	A9	A9
STRLF	Set real sample flag	A8	-
UPCK∯8	Microprocessor clock		
	8 MHz	A6	

8





Figure 8,9.1 Unit A9 - DPU UNIT - p.c.b. lay-out.







Figure 8.9.2 Unit A9 - DPU UNIT - circuit diagram.

#### UNIT AlO - OPTION 2



#### CONTENTS

8.10.1 General information...... 8.10-1

#### 8.10.1 General information


This OPTION 2 slot is reserved for an optional printed circuit board.

An optional printed circuit board in this slot is not available in standard instruments.

A second slot (OPTION 1) is also available in this instrument (see section 8.7.1),

NOTE: The first option to be installed in this instrument must always be placed in the OPTION I slot. The OPTION 2 slot may only be used if an option is installed already in the OPTION 1 slot.

### UNIT All - ADC + T&H UNIT



#### CONTENTS

8.11.1	General information	8.11-1
8.11.2	Circuit description	8,11-2
8,11.3	Signal name list	8,11-3

### 8.11.1 General information

The ADC and T&H unit accepts the samples from one or both input channels from the  $P^2CCD$  unit and converts these samples into 12 bits binary codes, which are routed to the DPU (unit A9) for further digital processing.

#### 8.11.2 Circuit description

The samples come from the P<sup>2</sup>CCD unit (THINAN) every 2,5 micro second. They are applied to a T&H gate (D613 and associated components).

This T&H tracks the input signal continuously until the signal STCV-1 goes high. Now the output of D&13 (pin 12) is held at the momentary value of the input signal.

Its output voltage goes via a buffer amplifier (V607, V608 and V609) to another buffer; N601 and associated components.

Via this buffer the signal (THOTAN) goes to the ADC.

This buffer gives a feedback in the track mode (N601 pin 10) to the T&H gate. It is also a separation between the ADC and the T&H gate.

The signal THOTAN is applied to the ADC. The ADC starts the conversion on the STAD—HT signal from the ADC logic. During this conversion the TeH gate is in the hold mode, to give the ADC a stable input signal.

The ADC output lines ADOT00...ADOT10 are led to the overflow detection circuit and to the sample data latch.

Line ADOT11 is buffered by D607. The three buffered lines

ADOT11-1...ADOT11-3 are led to the overflow detection and the code converter.

The overflow detection detects whether all 11 ADC output signals are "O" (sample voltage too negative) or "1" (sample voltage too positive). The outputs (wired or) generate via D609 (pin 12 and 9) the OFAD signal to the DPU (unit A9) to indicate that an overflow occured during the conversion.

The code converter inverts ADOT11-3 (MSB) to convert the ADC output from straight binary code to two's complement code. This two's complement code is latched by the sample data latch and afterwards applied to the DPU by the OTDIAD signal from the DPU.

The ADC logic generates the control signals from the UPCK16 signal, Figure 8.11.1 shows the timing diagram.




Figure 8.11.1 Timing diagram of the ADC and T&H unit.

NOTE: The STCV signal is derived from the CKCDOC-1 signal on unit A33. The CKCDOC-1 signal is derived from UPCK16 on unit A5. So there is a determined time relationship between the STCV signal and the other control signals on this unit.




Figure 8.11.3 Unit All - ADC + T&H UNIT - circuit diagram.

### 8.11.3 Signal name list

UNIT All

Signal name	Description	Signal source	Signal destination(s)
ADOTØØADOT11	ADC out 0011	A11	A11
ADOT11-111-3	ADC out 11-111-3	All	A11
EC	End of conversion	A11	A12-A8
OFAD	Overflow ADC	AII	A12-A9
OTDIAD	Output disable ADC	A8	-
SADB0011	Sample data bus 0011	A11+A9	A12-A9
STADHT	Start ADC	AI1	Al1
STADLT	Start ADC	All	All
STCV	Start conversion	A33	-
THINAN	Track & Hold in analogue	A33	-
THOTAN	Track & Hold out		
	analogue	A11	All
UPCK16	Microprocessor clock		
	16 MHz	A6	-





Figure 8.11.2 Unit All - ADC + T&H UNIT - p.c.b. lay-out.

#### UNIT Al2 - MOTHERBOARD



#### CONTENTS

8.12.1	General information	8.12-1
8,12,2	Detailed information	8.12-1
8.12.3	Primary bus (CCU-bus)	8.12-2
8.12.4	Description of the primary bus signals	8,12-3
8.12.5	Secundary bus	8.12-4
8,12,6	Additional motherboard connections	

#### 8,12.1 General information

The function of the motherboard unit is to interconnect the various plug-in units with each other as well as with the rest of the system.

#### 8.12.2 Detailed information

No active components are mounted on this board.

Each plug-in unit is provided with one or two (three row) 96-pole EURO-connectors. One connector is used for the primary or CCU (Central Control Unit) - bus. The other connector is used for the so-called secundary - bus.




Figure 8.12.1 EURO-connectors.

### 8.12.3 Primary bus (CCU-bus)

This is a description of the pin lay out for the connectors of the CCU-bus on the motherboard.

MOTH	ERBOARD Al2>	UN	Ė	
X504	>	A2	-	X2301
X507	>	A3	-	X2101
X509	~~~~>	A4	-	X2002
X512	>	A5		X1801
X513	>	A6	-	X1701
X516	>	A7	-	X
X518	>	A8	-	X1401
X521	>	A9	_	X1201
X523	>	A10	)-	X

ROW	A		ROW	В		ROW	c .	
1	+5 D		1	+5 D		1	+5 D	
2	UPCKØ8		2	D		2	UPCK16	
3	D		3	D		3	D.	
4	-		4	MYSLØILT	* R506/2	4	-	
5	MYSLDWLT		5	MYSLØ2LT	* R506/3	5	-	
6	VBB		6	MYSLØ3LT	* R506/4	6	-	
7	BAVO		7	MYSLØ4LT	* R506/5	7	UPRSOTLT	
8	ABØ1	* R502/2	8	ABØ8	* R506/6	8	DATRAKLT	
9	ABØ2	* R502/3	9	ABØ9	* R506/7	9	DALOSBLT	* R508/2
10	ABØ3	* R502/4	10	AB1Ø	* R506/8	10	DBØØ	* R508/3
11	ABØ4	* R502/5	11	ABII	* R506/9	11	DBØ1	* R508/4
12	ABØ5	* R503/2	12	ABI2	* R502/6	12	DBØ2	* R508/5
13	ABØ6	* R503/4	13	AB13	* R503/3	13	DBØ3	* R508/6
14	ABØ7	* R502/7	14	AB14	* R502/8	14	DBØ4	* R508/7
15	IOSLØ3LT	* R503/5	15	AB15	* R502/9	15	DBØ5	* R508/8
16	IOSLØ4LT	* R501/2	16	AB16	* R503/9	16	DBØ6	* R508/9
17	IOSLØ5LT	* R501/4	17	AB17	* R501/3	17	DBØ7	* R503/6
18	IOSLØ6LT	* R504/3	18	AB18	* R504/2	18	DBØ8	* R503/7
19	IOSLØ7LT	* R504/4	19	AB19	* R501/5	19	DBØ9	* R503/8
20	IOSLØ8LT	* R504/6	20	AB2Ø	* R504/5	20	DB1Ø	* R507/2
21	IOSLØ9LT	* R501/6	21	AB21	* R504/7	21	DB11	* R507/3
22	IOSL1ØLT	* R501/7	22	- '	* R504/8	22	DB12	* R507/4
23	ILØ1LT		23	_		23	DB13	* R507/5
24	ILØ2LT		24	-		24	DB14	* R507/6.
25	ILØ3LT		25	_		25	DB15	* R507/7
26	ILØ4LT		26	_	* R504/9	26	DAHISBLT	* R507/8
27	ILØ5LT		27	_	* R501/8	27	UPRDLT	* R507/9
28	ILØ6LT		28	WDLT		28	UPWRLT	* R501/9
29	ILØ7LT		29			29	Z-MOXT	
30	A		30	A.		30	A	
31	-7 V		31	-7 V		31	~7 ∇	
32	+7 V		32	+7 ♥		32	+7 ♥	

<sup>\*</sup> TERMINATED WITH R.../PINNUMBER

#### 8.12.4 Description of the CCU-bus signals

```
: 5 V digital
al, bl and cl
a3, b2, b3 and c3
                     : Ground of the digital 5 V
a30, b30 and c30
                     : Analog earth
a31, b31 and c31
                     : Analog -7 V
                     : Analog 7 V
a32, b32 and c32
a2
                     : 8MHz processor clock
                     ; Memory select down. This line indicates that the
a5
                       chip select of the RAM's must be disabled on
                       battery back up.
a6
                     : Voltage for the battery back up RAM's
                     : Battery voltage
a
                     : Lowest 7 address lines
a8 ... al4
al5 .,, a22
                     : I/O select lines for the selection of the
                       input/output ports
                     : Interrupt level lines. The sequence is as
a23 ... a29
                       follows:
                       IL01--LT --> 40 ms interrupt
                       ILO2--LT --> DPU interrupt
                                                            increasing
                       ILO3--LT --> rotary interrupt
                                                            priority
                       ILO4--LT --> option interrupt
                       TLO5--LT --> display interrupt
                       ILO6--LT --> delta-t interrupt
                       ILO7--LT --> power down interrupt
Ъ4
                     : Memory select for the microprocessor RAM
Ъ5
                     : Memory select for the display memory
b6
                     : Memory select for the DPU programm memory
Ъ7
                     : Memory select for the options
b8 ... b21
                     : Address lines 8 ... 21
b22
                     : Bus request, Indicates that a new master asks
                       for the CCU bus.
b23
                     : Bus grant input. Input for the bus grant
                       selection daisy chain.
b24
                     : Bus grant output. Output for the bus grant
                       selection daisy chain.
b26
                     : Bus busy. Indicates that the bus can be used by
                       the new master.
b27
                     : Master selected. The new master indicates with
                       this line that he accepted the bus.
ъ28
                     : Watch dog trigger line. Masters can trigger the
                       watchdog via this line.
c 2
                     : 16 MHz clock from the microprocessor unit.
c7
                     : Microprocessor reset output.
                     : Data transfer acknowledge. This is an open
c8
                       collector line on which units, which are
                       addressed via MYSL01 ... MYSL04, can
                       indicate that the data on the data bus is
                       accepted or stable.
C9
                     : Data lower strobe. With this line active, the
                       lowest 8 data bus lines can be used for read or
                       write actions.
c10 ... c25
                     : Databus
c27
                     : Data higher strobe. With this line active, the
                       highest 8 data bus lines can be used for read or
                       write actions.
c28
                     : Microprocessor read.
c29
                     : Microprocessor write.
c30
                     : Z modulation frequency of 200 kHz.
```

### 8.12.5 Secundary bus

MOTHERBOARD A12 ---> UNIT A1 X502 ----> X2501

ROW	A	ROW II	ROW	c
1	_	1	1	Z-MOXT
	<ul> <li>- 1</li> </ul>		2	ANCPY-HT
3	-	2 3	3	ANEPY-HT
4	-	4	4	DPTRHT
5	-	5	5	DIOSHT
2 3 4 5 6	+5D	5	6	Z-BLHT
7	_	7	7	A
8	-7V	8	8	VREPX2
9	_	9	9	VREPX1
10	+7V	10	10	A
11	A	11	11	X2IN
12	100V	12	12	XIIN
13	A	13	13	A
14	40V	14	14	Y2IN
15	A	15	15	YIIN
16	+19V	16	16	A
17	A	17	17	_
18	-19V	18	18	
19	A	19	19	_
20	+14V	20	20	
21	A	21	21	-
22	-14V	22	22	-
23		23	23	_
24	_	24	24	_
25	-	25	25	A
26	-	26	26	A
27	_	27	27	
28	_	28	28	-
29	-	29	29	SAPL
30	-	30	30	PLZEOT
31	-	31	31	PFPY
32	-	32	32	DII7 T

# MOTHERBOARD A12 ---> UNIT A2 X503 ----> X2302

ROW	A	ROW B	. ROW	c
1	LEDAHT	1	1	LEDALT
2	WRHOPOLT	2	2	VEDBØ9
3	WRVEPOLT	3 .	3	VEDB10
4	-	4	. 4	VEDB11
4 5 6	DPTRHT	5	5	VEDB12
6	DIOSHT	6	6	EPY-ØØ
7	ENTRHOLT	7	7	EPY-Ø1
8	EPX-ØØ	8	8	IVDCDB
9	EPX-Ø1	9	9	ENTXLNLT
10	DCDBØ2	10	- 10	EPDBØØ
11	DCDBØØ	11	11	EPDBØ1
12	DCDBØ5	12	12	EPDBØ2
13	DCDBØ4	13	13	EPDBØ3
14	DCDBØ3	14	14	EPDBØ4
15	DCDBØ7	15	15	EPDBØ5
16	DCDBØ1	16	16	EPDBØ6
17	DCDBØ8	17	17	EPDBØ7
18	EP12LT	18	18	EPDBØ8
19	EPHO14	19	19	EPDBØ9
20	VREPX2	20	20	EPDB1Ø
21	VREPX1	21	21	EPDB11
22	EPX-Ø2	22	22	CKEPVE
23	-	23	23	DCDBØ9
24	Z-0TØ3	24	24	DPRJ
25	DCDBØ6	25	25	
26	X2IN	26	26	WRHOVRLT
27	X1IN ·	27	27	DJACHT
28	Y2IN	28	28	SMACVELT
29	YlIN	29	- 29	SMACHOLT
30	-7 V	30	30	+7 V
31	-14 V	31	31	+14 V
32	-19 V	32	32	A.

# MOTHERBOARD A12 ---> UNIT A3 X506 ----> X2102

ROW	A	ROW	В	ROW	C	
ŀ	OETXLT	1	CSTXLT	1	WETXLT	
2	RDDMLT	2	DITXTR	2	DAAKLT	
3	LEDAHT	3	DRTXTR	3	DPAB11	
4	LEDALT	4	DPABØ9	4	TXAB13	
	VEDBØ9	5	WRHOPOLT	5	DAPBØ8	
5	VEDB10	6	WRVEPOLT	6	DPAB1Ø	
7	VEDB11	7 .	ANCPY-HT	7		
8	VEDB12	8	ANEPY-HT	8	OETRØ2LT	
9	EPY-00	9	DPTRHT		WETRØ2LT	
10	EPY-Ø1			9	DPABØØ	
11		10	DIOSHT	10	DPABØ3	
	1VDCDB	11	ENTRHOLT	11	DPABØ2	
12	ENTXLNLT	12	EPX00	12	DPABØ1	
13	EPDBØØ	13	EPX#1	13	CLUPAB	
14	EPDBØ1	14	Z-BL-HT	14	DPABØ7	
15	EPDBØ2	15	DPABØ5	15	DPABØ6	
16	EPDBØ3	16	DAAKHT	16	DPABØ4	
17	EPDBØ4	17	WETRØ1LT	17	CPABØØ	
18		18	OETRØILT	18	MXCPAD	
19	EPDBØ6	19	TRAB13	19	CKSVLA	
20	EPDBØ7	20	DIDBTX	20	CLDPAB	
21	EPDBØ8	21	DISVLA	21	LEDC	
22	EPDBØ9	22	EP12LT	22	DCDB15	
23	EPDB1Ø	23	EPHO14	23	SARYAKLT	
24	EPDB11	24	EPX-Ø2	24	DCDB14	
25	CKEPVE	25	DCDB11	25	DCDB13	
26	DCDBØ9	26	-	26	DCDB12	
27	DPRJ	27	Z-07Ø3	27	SARY	
28	-	28	WRHOVRLT	28	DCDB1Ø	
29	DJACHT	29	SMACVELT	29	SLTR2LLT	
30	SMACHOLT	30	SLTRIHLT	30	SLTR2HLT	
31	SAPL	31	PLZEOT	31	SLTRILLT	
32	PFPY	32	PULT	32	SYDP	

# MOTHERBOARD A12 ---> UNIT A4 X508 ----> X2001

	1 2 3 4 5 6	CSTXLT DITXTR DRTXTR DPABØ9 WETRØ2LT DPABØ3	1 2 3 4 5	OETXL' RDDML' TXAB13 DPAB1Ø
DPAB11 DPABØ8 DETRØ2LT SADBØ6 SADBØ3	3 4 5 6	DRTXTR DPABØ9 WETRØ2LT	3 4	TXAB13 DPAB1Ø
DPABØ8 DETRØ2LT SADBØ6 SADBØ3	5 6	DPABØ9 WETRØ2LT	3 4	DPAB1Ø
DETRØ2LT SADBØ6 SADBØ3	5 6	WETRØ2LT	. 4	DPAB1Ø
SADBØ6 SADBØ3	6			
SADBØ3	6	DD4 DA2		SADBØ7
	-	DPADØS	6	SADBØ5
	/	DPABØ2	7	SADBØ4
SADBØ1	8	DPABØ1		SADBØ
PABØØ	9	CLUPAB	9	SADBØØ
SADBØ9	10	DPABØ7	10	OFDP
PABØ6	11	DPABØ5		SADBØ8
PABØ4	12	DAAKHT		TCCPCN
PABØØ	13	WETRØ1LT		OETRØ1L7
IXCPAD	14	TRAB13		RLDP
RSDULT	15	CKSVLA		CNCPCN
DIDBTX	16	CLDPAB		DUABØ8
UABØ9	17	DISVLA	17	DUAB11
CDBØØ ·	18	DCDBØ2	18	DUAB10
CDBØ4	19	DCDBØ5	19	LEDC
	20	DCDBØ3	20	DUABØØ
CDB#1	21	DUAB#2	21	DUABØ1
CDBØ8	22	DUABØ4	22	DUABØ3
UABØ6	23	SADB13		DUABØ5
ADB12	24	SADB15	24	DUABØ7
ADB14	25	SARYAKLT	25	DCDB15
CDB13	26	DCDB14	26	DCDBØ9
CDB11	27	DCDBØ6	27	DCDB12
CDB1Ø	28	SARY		ENCPSA
LTR2LLT	29	OTCM		DAVA
LTR2HLT	30	SLTR1HLT	30	DIDCLA
	31	SLTRILLT		LEDP
	32	-		-
	SADBÖI SADBÖI PARBÖÖ SADBÖ9 PPARBÖÖ SADBÖ9 PPARBÖÖ SYCPABÖÖ SYCPABÖÖ SYCPABÖÖ SYCPABÖÖ SYCPABÖÖ SYCPABÖÖ SYCPABÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCDBÖÖ SYCBBÖÖ SYCB	SADBØ3 7 SADBØ1 8 SPABØØ 9 SADBØ9 10 SPABØØ 11 SPABØØ 11 SPABØØ 12 SPABØØ 13 SECPAD 14 SEDUT-LT 15 SIDBTX 16 SULDBØ9 17 SULDBØ9 17 SULDBØ9 17 SULDBØ9 17 SULDBØ9 17 SULDBØ9 18 SULDBØ9 22 SULDBØ9 22 SULDBØ9 22 SULDBØ9 22 SULDBØ9 22 SULDBØ9 23 SULDBØ9 23 SULDBØ9 24 SULDBØ9 25 SULDBØ9 29 S	SADBØ3   7   DPABØ2	SADBØ3   7   PPARØ2   7

# MOTHERBOARD A12 ---> UNIT A5 X511 ----> X1802

ROW	A	ROW B	ROW	c
1.	SHIELD	1	1	CK16∯Ø
2	CKCDOC	2 3	2 3	-
3	SHIELD	3	3	- "
4	TKSA	4	4	-
5	-	5	. 5 6	SADBØ7
6	SADBØ6	5 · 6 · 7 · 8	6	SADBØ5
7	SADBØ3	7	7	SADBØ4
8	SADBØ1	8	8	SADBØ2
9	OFDP	9	. 9	SADBØØ
10	SADBØ9	10	1:0	SADB10
11	SADBØ8	11	11	MMPT
12	MMPTØ1	12	12	CHPT
13	CHPTØ1	13	13	SADB11
14	RLDP	14	14	SHIELD
15	SHIELD	15	15	STCV
16	SWCKØ1	16	16	SHIELD
17	SHIELD	17	17	SCEVHI
18	SYSWTBLT	18	18	SHIELD
19	SHIELD	19	19	TCEVLT
20	RSMN	20	20	SHIELD
21	RSMX	21	21	TRRY
22	SHIELD	. 22	22	TDLD
23	ETCK	23	23	HDOFLT
24	ZECH	24	24	STSW
25	CDRD	25	25	RSSW
26	-	26	26	TDUF
27	-14V	27	27	D
28	A	28	28	-
29	+14V	29	29	DAVA
30	+19V	30	30	-
31	A	31	31	LEDP
32	-19V	32	32	FBRY

### MOTHERBOARD A12 ---> UNIT A7

ROW	A	ROW B	ROW	c
1	TKSA	1	1	TKSA
2	_	2	2	-
1 2 3	SADBØ6	3	3	SADBØ6
4	-	4	4	-
4 5 6 7 8	·	2 3 4 5 6	5	-
6		6	6	-
7	-	7	7	
8	-	8	8	-
9	-	9	9	-
10	-	10	10	-
11	MMPT	11	11	MMPT
12	_	12	12	_
13	TCCPCN	13	13	TCCPCN
14	-	14	14	-
15	CNCPCN	15	15	CNCPCN
16	RSDULT	16	16	RSDULT
17	-	17	17	-
18	<del>-</del>	18	18	-
19	_	19	19	-
20		20	20	_
21	TRRY	21	21	TRRY
22	-	22	22	-
23	-	23	23	_
24	-	24	24	- 200
25	-	25	25	-
26	D .	26	26	-
27	D	27	27	-
28	-	28	28	-
29	-19 V	29	29	+19 V
30		30	30	-
31	LEDP	31	31	LEDP
32	_	32	32	A

### MOTHERBOARD Al2 ---> UNIT A8

R	A WO	ROW III	ROW	C
1	TKSA	1	1	
2	-	2 3	2	EC
3	_	3	3	CKDUR1
4	-	4	4	-
5	-	5	5	-
5 6	-	5 6	6	-
7	-	7	7 ·	-
8	-	8		-
9	OFDP	9 .	9	-
10		10	10	-
10		- 11	E1	SFSRØ1
1:	2 CHPT	12	12	SFSRØØ
13	3 TCCPCN	13	13	CO
14	4 RLDP	14	14	OTLD
15	5 CN CPCN	15	15	STRLF
16	6 RSDULT	16	16	DUABØ8
1:	7 DUABØ9	17	17	DUAB11
18	8 ENOFD	18	18	DUAB10
19	9 -	19	19	RSDUR-LT
20	O TRRY	20	20	DUABØØ
2	1 DUABØ2	21	21	DUABØ1
2:	2 DUABØ4	22	22	DUABØ3
2.	3 DUABØ6	23	23	DUABØ5
24	4 CYOT	24	24	DUABØ7
2	5 LEDUR2	25	25	CKF
26	6 CKDUR3	26	26	RDDURM
27	7 CSDURM	27	27	SLOFAD
28	8 SLAM	28	28	ENCPSA
29	9 OEDUØØ	29	29	OTDIAD .
30	O OTCM	30	30	DAVA
3	1 OEDUØ1	31	31	LEDP
32	2 SYDP	32	32	FBRY

# MOTHERBOARD A12 ---> UNIT A9 X519 -----> X1202

ROW	A :	ROW B	ROW	С
1	<b>-</b> . (1)	1.	1	-
2	-	2	2	-
3		3	3	-
4	-	4	4	-
5	CKDUR1	5	4 5	SADBØ7
6	SADBØ6	5 :	6	SADBØ5
234567	SADBØ3	7	7	SADBØ4
8 .	SADBØ1	8	8	SADBØ2
9	OFDP	9	9	SADBØØ
10	SADBØ9	10	10	SADB1Ø
11	SFSRØ1	11	11	SADBØ8
12	SFSRØØ	12	12	-
13	CO	13	13	SADB11
14	OTLD	14	14	RLDP
15	-	15	15	STRLF
16	-	16	16	DUABØ8
17	DUABØ9	17	17	DUAB11
18	ENOFD	18	18	DUAB10
19	RSDUR-LT	19	19	-
20	an-	20	20	DUABØØ
21	DUABØ2	21	21	DUARØ1
22	DUABØ4	22	22	DUAB@3
23	DUABØ6	23	23	DUABØ5
24	CYOT	24	24	DUABØ7
25	CKDUR2LT	25	25	CFK
26	CKDUR3	26	26	RDDURM
27	CSDURM	27	27	SLOFAD
28	SLAM	28	28	-
29	OEDUØØ	29	29	OTDIAD
30	-	30	30	-
31	OEDUØ1	31	31	LEDP
32	FBRY	32	32	OFAD

# MOTHERBOARD A12 ---> UNIT A10 X522 -----> X....

ROW	A .	ROW B	ROW	С
1	_	1	1	_
2	-	2	2	-
3	-	3	2	
4	•	4	5	_
	EC	5	5	SADBØ7
5	SADBØ6	6	6	SADBØ5
7	SADBØ3	7	7	SADBØ4
8	SADBØ1	5 6 7 8	8	SADBØ2
9	OFDP	9	9	SADBØØ
10	SADBØ9	10	10	SADB1Ø
11	_	11	11	-
12	-1	12	12	-
13	-	13	13	SADBIL
14	RLDP	14	14	D
15	-	15	15	-
16	-	16	16	D -
17	-	17	17	-
18	-	18	18	-
19	-	19	19	-
20	-	20	20	-
21	***	21	21	
22	-	22	22	-
23	-	23	23	-
24	-	24	24	-
25	+7 V	25	25	-
26	-7 ♥	26	26	-
27	-14 V	27	27	-
28	A	28	28	CKADOT
29	+14 V	29	29	OTDIAD
30	+19 V	30 .	30	LEDP
3.1	A	31	31	FBRY
32	-19 V	32	32	OFAD

# MOTHERBOARD A12 ---> UNIT A11 x524 ----> X607

ROW	Α	ROW B	ROW	С
1	_	I	1	-
2	_	2	2	-
3		3	3	~
4	_	I 2 3 4	4	_
1 2 3 4 5	EC	5 6 7	5	SADBØ7
6	SADBØ6	6	6	SADBØ5
7	SADBØ3	7	7	SADBØ4
8	SADBØ1	8	ii.	SADBØ2
9	=	9	9.	SADBØØ
10	SADBØ9	10	10	SADB1Ø
11	-	11	11	SADBØ8
12	-	12	12	-
13	STCV	13	13	SADB11
14	D .	14	14	D
15	-	15	15	UPCK16
16	+5D	16	16	+5D
17		17	17	-7 V
18	_	18	18	_
19	_	19	19	-14 V
20	_	20	20	+14 V
21	-	21	21	-19 V
22	-	22	22	+19 V
23	_	23	23	-
24	_	24	24	A
25	_	25	25	A
26	<u>-</u>	26	26	-
27	-	27	27	_
28	-	28	28	_
29	-	29	29	OTDIAD
30	_	30	30	-
31		31	31	_
32	_	32	32	OFAD

#### 8.12.6 Additional connections

MOTHERBOARD A12 ---> UNIT A14 X526 --> (CABLE)---> X4001

- 1 ABØ1 2 +5 D
- 3 ABØ2
  - 4 DBØØ
- 5 AB#3 6 DB#1
- 7 ABØ4
- 8 DBØ2 9 DBØ3
- 10 DBØ4 11 DBØ5
- 12 DBØ6
- 13 IOSLØ4LT
- 14 DBØ7 15 ILØ3--LT
- 16 UPRD--LT
- 17 UPWR--LT
- 18 D
- 19 D
- 20 -7 V

MOTHERBOARD A12 ---> UNIT A19 X527 -->(CABLE) ---> X4406

- 1 A 2 A 3 -5 D
- 4 BAVO 5 CON
- 6 +100 V 7 +7 V
- 8 +7 V 9 -7 V 10 -7 V
- 10 -7 V 11 -14 V 12 -14 V
- 13 +14 V
- 14 +14 V 15 -19 V
- 16 -19 V 17 +19 V
- 18 +19 V 19 +40 V
- 20 +40 ₹

ROW	A	ROW	В	ROW C
1	ZECH	1	CDRD	1
2	SHIELD	2	ETCK	2
3	RSMX	3	RSMN	3
4	SYSWTBLT	4	SHIELD	4 5 6
5	SWCKØ1	5	SHIELD	5
6	CHPTØ1	6	SHIELD	6
7	SHIELD	7	MMPTØ1	7
8	SHIELD	8	CKCDOC	8
9	-	9	CK1600	9
10	<b>-</b> − 1 − 1 − 1 − 1 − 1 − 1 − 1 − 1 − 1 −	10	<del>-</del>	10
11	STCV	11	SHIELD	11
12	SCEVHT	12	SHIELD	12
13	TCEVLT	13	SHIELD	13
14	TDLD	14	SHIELD	14
15	STSW	15	HDOFLT	15
16	TDUF	16	RSSW	16
17	UPWRLT	17	ILØ6LT	17
18	DB15 * R507/7	18		18
19	DB13 * R507/5	19		19
20	DB11 * R507/3	20	DB12 * R507/4	20
21	IOSLØ7LT	21	DB1Ø* R507/2	21
22	IOSLØ6LT	22		22
23	DBØ7* R503/6	23		23
24	DBØ5* R508/7	24	DBØ6* R508/9	24
25	DBØ3* R508/6	25	DBØ4* R508/7	25
26	DBØ2* R508/5	26	ABØ5* -	26
27	DBØ1* R508/4	27	ABØ4* R502/5	27
28	DBØØ* R508/3	28	ABØ3* R502/4	28
29	ABØ1* R502/2	29	ABØ2* R503/3	29
30	D	30	D	30
31	+5 D	31	D	31
32	+5 D	32	+5 D	32

Ω

<sup>\*</sup> TERMINATED WITH R.../PINNUMBER




Figure 8.12.2 Unit Al2 - MOTHERBOARD - p.c.b. lay-out.





Figure 8.12.3 Unit A12 - MOTHERBOARD - circuit diagram.

#### UNIT Al3 - FRONT 1



## CONTENTS

3.13.1	General information	8,13-1
3.13.2	Pilot lamps	8.13-1
8.13.3	Soft-switches	8,13-2
8.13.4	Address decoding table	8,13-2
8,13.5	Signal name list	8.13-2

## 8,13,1 General information

This front unit contains the front-panel pilot lamps, soft-switches and soft-switches with built-in pilot lamps.

## 8.13.2 Pilot lamps

The front panel pilot lamps are controlled by the microprocessor via the data bus lines DBMO ... DBMO and latches D4206 and D4207. Each latch can be activated by an output signal from the decoder D4204. This decoder decodes the three microprocessor address bits ABMO 1, ABMO 2 and ABMO 3 and is enabled by the signals ABMO 4. UPKR--IT and IOSLØ4LT. This is done when It be microprocessor generates the front unit

This is done when the microprocessor generates the front unit addresses and the UPWR-LT signals for the control of the pilot lamps. Latch D4206 controls the pilot lamps DOTS, SMOOTH, NEGATIVE SLOPE, EXT CLOCK, REP ONLY and NOT TRIG'D.

Latch D4207 controls the pilot lamps UNCAL A, UNCAL B, REMOTE, X-EXPAND UNCAL, LOCK and WRITE.

#### 8.13.3 Soft-switches

The settings of all the soft-switches are periodically read by the microprocessor system.

The soft-switches are therefore placed in a matrix structure. Eight switches at a time can offer their settings to the inputs of data buffer D4203.

Each row of eight switches can be activated by one of the output signals CN00. CN06 from the address decoder D4201. These signals are on a -0,7 V level because of the -0,7 V level on input 3 of D4201. In this way the 0,7 V accross the diodes is compensated and the signals RN00. RN07 are brought on a 0 V level.
This decoder decodes the three microprocessor address bits AB01, AB02 and AB03 and is enabled by the signal combination AB04.

AB02 and AB03 and is enabled by the signal combination AB04, UPRD--LT and IOSL04LT.

This combination resulting in signal EMPTSWLT is generated when the microprocessor generates the front unit addresses and the UPRD-LT signals for the reading of the soft-switch settings. When signal EMPTSWLT is active, front switch buffer D4203 will place the matrix data RWBG ... RWBO on the date bus lines DBBG

... DBØ7.
The matrix is scanned by the microprocessor, every 40ms.

## 8.13.4 Address decoding table

The addresses which are generated by the microprocessor are decoded by address decoders D4204 and D4201 according to the following table.

Function IOSLØ4LT ABØ4 ABØ3 ABØ2 ABØ1 WR R	SD.
0 0 0 0 Leds (4206)	NØØ
0 0 0 0 1 Leds (4207) C	NØ1
0 0 0 1 0 0	พฮ2
0 0 0 1 1 0	NØ3
0 0 1 0 0	NØ4
0 0 1 0 1	NØ5
0 0 1 1 0	NØ6

#### 8.13.5 Signal name list

#### UNIT A13

Signal name	Description	Signal source	Signal destination(s)
ABØ1Ø4	Address bus	A6	_
CNØØØ6	Count 0006	A13	A13
COMMON 1	Common line 1	A13	A18
COMMON 2	Common line 2	A13	A17
DBØØØ7	Data bus 0007	A6	-
ENFTSWLT	Enter front switch	A13	A13
IOSLØ4LT	I/O select ∯4	A6	
RWØØ7	Row ØØØ7	A13	A13
UPRDLT	Microprocessor read	A6 ·	
UPWRLT	Microprocessor write	A6	_




Figure 8.13.1 Unit A13 - FRONT 1 - p.c.b. lay-out.





Figure 8.13.2 Unit Al3 - FRONT 1 - circuit diagram.

## UNIT A14 - FRONT 2



## CONTENTS

8.14.1	General information	8.14-1
8.14.2	Optical switches	8.14-2
8.14.3	Address decoding table	8.14-3
8 1/4 /4	Gional-nama list	8.14-3

## 8.14.1 General information

This front unit contains all the front-panel optical switches and their photo-sensitive transistors.

There are ten identical optical switches for the following functions:

X-POSITION X-EXPAND VARIABLE-B Y-POSITION SHIFT-A VARIABLE-A SHIFT-B 1st CURSOR 2nd CURSOR LEVEL

## 8.14.2 Optical switches

The rotation of an optical switch is detected by the two internal photo-transistors. If the control is turned from one position to another, light from the infra-red LED's falls in the photo-transistors, pulsed via the holes in a perforated disc. As a result, the photo-transistors conduct for some time and their collectors are low.




Figure 8.14.1 Optical switches

GAT 2481

The collector signals of the photo-transistors are applied to three 3-state registers D4012, D4011, and D4009 as rotate forward signals RTFWØ1 ... RTFW12 and rotate backward signals RTBW01 ... RTBW12. This is done via SCHMITT-trigger inverters for good pulse definition.

If one of the optical switches is operated, the relevant RTFW.. pulse is used for the generation of an interrupt level pulse IL63PU on output point 9 of NAND D4014 on each positive or negative going signal edge.

This pulse is used as clockpulse for the D-type flip flop D4016, resulting in an interrupt level signal IL63--IT which interrupts the microprocessor. This is done to realize a very quick reaction by the microprocessor when an optical switch is operated.

The flip flop output signal ILØ3-HT is used to clock the actual photo-transistor output levels in the three 3-state registers via the databus lines DBØØ ... DBØF for further processing. In this way the microprocessor knows which switch is operated and in which direction.

The microprocessor will be interrupted by signal ILM3--LT and generates in turn three different addresses and the UPRD--LT signals in order to read the contents of the 3-state registers.

If a front unit address is generated, the IO select signal IOSLØ4LT

for the front unit will be active.

Selection of one of the 3-state registers is achieved then by decoder
D4013, which decodes the three microprocessor address lines AB#1,
ABØ2 and ABØ3. This results then in one active low decoder output
line (enable rotate) ENRTØ1, ENRTØ2 or ENRTØ3. This are the
output enable signals for the three 3-state registers and the one
which is enabled places its data on the microprocessor data bus lines
DBØØ DBØ7.
During the read cycle, flip flop D4016 will be set to its zero state
again by signal ENRTØI.

# 8.14.3 Address decoding table

The addresses which are generated by the microprocessor are decoded by address decoder D4013 according to the following table.

10270471	AD04	COGA	ADDZ	ADMI	Functio
0	1	0	. 0	0	ENRTØ1
0	1	0	0	1	ENRTØ2
^	1		1		marm med o

# 8.14.4 Signal name list

UNIT Al4

Signal name	Description	Signal source	Signal destination(s)
ABØ1Ø4	Address bus Ø1Ø4	A6	_
DBØØØ7	Data bus ØØØ7	A6	_
ENRTØ1	Enable rotate 01	A14	-
ENRTØ2	Enable rotate 02	A14	_
ENRTØ3	Enable rotate 03	A14	_
ILØ3LT	Interrupt level Ø3	A14	A6
ILØ3HT	Interrupt level Ø3	A14	-
ILØ3PU	Interrupt pulse	A14	-
IOSLØ4LT	I/O select Ø4	A6	-
RTBWØ112	Rotate		
	backward Ø112	Al4	- <del>-</del>
RTFWØ112	Rotate		
	forward Ø112	A14	_
UPRDLT	Microprocessor read	A6	
UPWRLT	Microprocessor write	A6	






Figure 8.14.2 Unit Al4 - FRONT 2 - p.c.b. lay out.



## UNIT A15 - Z AMPLIFIER UNIT



## CONTENTS

8.15.1	General information	8.15-1
8.15.2	Final Z-stage	8.15-1
8.15.3	Final focus stage	8.15-1
8.15.4	Signal name list	8,15-2

#### 8.15.1 General information

This unit basically comprises a Z-demodulator circuit, a final Z-stage and a final focus stage.




Figure 8.15.1 Blockdiagram final Z-stage.

## 8,15.2 Final Z-stage

The high frequency component TRAC of the Z-signal is fed via m high voltage capacitor C2806 to the high voltage part of the circuit. The modulated low frequency component ITDC of the Z-signal is fed via a high voltage capacitor C2803 to a demodulator circuit in the high voltage part of the circuit.

The resulting demodulated signal is then combined with the high frequency component from C2806 and applied to the intensity grid G1 of the C.R.T.

## 8.15.3 Final focus stage

The focus signal FC is applied to the final focus stage brought on a correct level and applied to the focus grid G3 of the C.R.T.

## 8.15.4 Signal name list

Signal name	Description	Signal source	Signal destination(s)
f1	Filament 1	A20	_
f2	Filament 2	A20	-
FC	Focus	Al	-
ITAC	Intens a.c. component	Al	<del>-</del>
ITDC	Intens d.c. component	A1	-
X1 .	Xl input for C.R.T.	Al:	-
X2	X2 input for C.R.T.	A1	-
YI	Yl input for C.R.T.	Al	_ `
¥2	Y2 input for C.R.T.	Al	-
-2,1 kV	-2,1 kV C.R.T.	A20	-





Figure 8.15.2 Unit A15 - Z-AMPLIFIER - p.c.b. lay-out.











() y7(1)

HAT 2601

Figure 8.15.3 Unit Al5 - Z-AMPLIFIER - circuit diagram.

## UNIT A16 - C.R.T CONTROL UNIT



## CONTENTS

- 8.16.1 General information

The C.R.T. CONTROL unit, which is located below the C.R.T., contains the frontpanel C.R.T. controls:

- FOCUS
- INTENS TRACE.
- INTENS TEXT
- INTENS
- TRACE ROT

The FOCUS level FCIN is applied to the focus circuit on unit Al.

The INTENSITY levels ITTR and ITTX are applied to unit Al and depending on the current display block (trace or text) one of these two (trace or text) levels will be selected and applied to the Z-amplifier.

# 8.16.2 Signal name list

Signal	name	Description	Signal	Signal destination(s)
FCIN		Focus input	A16	A1
ITTR		Intensity trace	A16	Al
ITTX TRRT		Intensity text Trace rotation	A16	AI C.R.T.
IRKI		Trace rotation	ATD	C.R.1.
	X300 FTS		2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TO ILLUMINATION LAMES ON CAT AND POUSS ON TO TRACE SOTATION COL. ON CAT
k 4			لهالهالها	5.4
	TO X3051 SOFTKEY MODULE UNIT A17	TO X101 FINAL AMPLIFIER UNIT A1		MAT2544 870116

Figure 8.16.1 Unit A16 - C.R.T. CONTROL - p.c.b. lay out.





Figure 8.16.2 Unit Al6 - C.R.T. CONTROL - circuit diagram.

## UNIT A17 - SOFTKEY UNIT



## CONTENTS

8.17.1 General information..... 8.17-1

## 8.17.1 General information

The SOFTKEY unit, which is located on the right side of the C.R.T., contains the row of eight frontpanel softkey switches.

See also section 8.13 FRONT 1.




Figure 8.17.1 Unit Al7 - SOFTKEY UNIT - p.c.b. lay-out.




Figure 8.17.2 Unit A17 - SOFTKEY UNIT - circuit diagram.

## UNIT A18 - SMOOTH + DOTS UNIT



## CONTENTS

8.18.1 General information...... 8.18-1

## 8.18.1 General information

The SMOOTH + DOTS unit, which is located below the C.R.T., contains the switches DOTS and SMOOTH including the leds.

See also section 8.13 FRONT 1.




Figure 8.18.1 Unit Al8 - SMOOTH + DOTS UNIT - p.c.b. lay-out.





Figure 8.18.2 Unit Al8 - SMOOTH + DOTS UNIT - circuit diagram.

## UNIT Al9 - POWER 1



## CONTENTS

3.19.1	General information	8.19-1
3.19.2	The mains filter and rectifier	8.19-2
3.19.3	The voltage doubler	8.19-2
	The flyback converter switch	
	The switch control	
	The control circuit	
	The protection circuit	
	The +5 Volt stabiliser	
	The rectifiers	
3.19.10	Signal name list	8.19-7

## 8,19,1 General Information

WARNING: The complete circuit is at mains potential up to transformer T4401 and opto-coupler H4401. To avoid any electrical shock, it is strongly recommended to read section 10.1 first.

The block diagram below shows the parts of this unit.




Figure 8.19.1 Block diagram.

The line voltage is applied via a line filter and a rectifier to a voltage doubler. The voltage is only doubled if the line voltage is below 140 V.

The output voltage of the voltage doubler is applied to transformer T4401 via a flyback converter, which consists of a flyback converter switch and a switch control circuit.

The switch control is influenced by the control and protection circuit via opto-coupler H4401. The latter and transformer T4401 perform a galvanic separation of the instrument from the line voltage. The various output voltages of transformer T4401 are controlled by the control & protection circuit, which gives protection against over- and

undervoltage and a too high temperature. The +5 V for the digital circuitry has a separate stabilizer.

When the power is on, the POWER ON led on the front panel lights. This led is connected to +7 V on the CRT control unit A16.

#### 8.19.2 The Mains filter and rectifier

The mains input (90 V...264 Vac) is filtered by a mains filter, consisting of C4401 and L4401 and fed into a full bridge rectifier (V4401...4404).

Resistors R4402 and R4403 have a surge current limiting function. A capacitive network C4402...C4407 across the input serves to reduce interference, the centre-point being coupled to earth to provide electromagnetic compatibility, C4403 and R4401 provide a trigger pick-off point LNØ1 for LINE triggering.

#### 8.19.3 The voltage doubler

To avoid the flyback converter switching high currents a voltage doubler has been provided. This doubler is switched off at high input voltages.

The principle of the voltage doubler is given in figure 8.19.2.




Figure 8.19.2 Simplified diagram of the voltage doubler.

The thyristors are turned on if the output voltage of the doubler is below 200 V approx. (double output voltage), They are turned off if the output voltage rises above 400 V approx.

If the thyristors are off, the ac-voltage charges the series connection of C4416 and C4417 to the peak value. The voltage on both capacitors is smoothed by L4402/4403 and C4418.

If the thyristors are on, the positive phase of the ac-voltage charges C4416 via V4402 and V4416/17 to the peak value. The negative phase charges C4417 via V4401 and V4413/4414 to the peak value.

The voltage on the series connection of C4416 and C4417, which is twice the peak voltage of Vac, is smoothed by L4402/4403 and C4418.

The thyristors are switched on and off by a schmitt-trigger circuit consisting of V4406/4408, V4407 and their associated components.

## 8.19.4 The flyback converter switch (see also figure 8.19.3)

The switch consists of a power transistor V4429, connected in series with diode V4419. The transistor is switched by 2 MOSFETS V4424/V4426, which are controlled by the switch control. By regulating the on and off periods of the switch, the output voltages of T4401 are controlled. The other components of the switch serve as a dV/dt limiter to decrease the switching dissipation, to reduce interference and to protect the switching transistors against overvoltages.

#### 8.19.5 The switch control

The switch control is a rather complicated circuit, which will be explained by the simplified circuit diagram of figure 8.19.3. After power on, a current via R4434/4436 and the b-c diode of V4433 charges C4423 until the treshold voltage of the FET is reached, after which the converter switch turns on. The current through winding 1-2 of T4401 and R4448...R4452 increases linearly and charges T4401. This causes a linearly increasing voltage on winding 3-4, which turns the converter switch further on. This is the forward stroke,

If the voltage over R4448...R4452 rises above 1,2 V the cathode-gate voltage of thyristor V4441 rises above 0,6 V and it will be fired. The NTC resistor R4446 provides temperature compensation for the firing point of the thyristor. Now the converter switch is blocked and the flyback stroke starts, during which the secondary windings of T4401 discharge via the rectifiers into the smoothing capacitors. In this situation winding 3-4 of the transformer gives a negative voltage, which charges C4423 as indicated. The output voltage of

V4433 will be zero, so the thyristor extinghuishes.

If the transformer is discharged, the output voltage of winding 3-4 drops to zero and C4423 supplies a positive voltage to V4433, which will turn the converter switch on. The forward stroke starts again and  $\epsilon_2$  on,




Figure 8.19.3 Simplified diagram of the flyback converter switch.

V4433, R4439 and V4439 form a voltage stabilizer circuit during the forward stroke, which limits the voltage on the gates of the MOSFETS to 15 V. The switching frequency varies from 20 kHz to 40 kHz, depending on the input voltage.

By inserting a current in R4446 with a current source, the on/off time of the converter switch (dury cycle) can be influenced. This is used to control the output voltages of T4401.

The current source is realised with opto-coupler H4401, which is supplied by C4424. This capacitor is charged during the forward stroke vis V4438.

The opto coupler is controlled by the control and protection circuit.

If one or more of the transistors of the converter switch are blown, the zenerdiode V4436 prevents the burning out of R4448...R4452 and the whole switch control circuit, because it blows itself and makes a short circuit over R4448...R4452.

Afterwards, the mains fuse will blow,

If, after having replaced the converter switch transistors and the mains fuse, the power is turned on again, the thyristor V4441 can't be fired due to the short circuit of V4436. In consequence the converter switch won't be turned off and the TRANSISTORS and MAINS FUSE will BLOW AGAIN.

WARNING: Replace always zenerdiode V4436 after having replaced one or more converter switch transistors (V4424, V4426 and V4429) and the mains fuse.






Figure 8.19.4 Voltage waveforms in the flyback converter.

## 8.19.6 The control circuit

This circuit consists of an operational amplifier (N4401) with some associated components,

The rectified and smoothed  $\pm 14$  V is fed back to the op-amp and compared with the 10 V reference voltage, RV10, which comes from unit A20.

If the +14 V is too high, the op-amp supplies more current into the opto coupler. Next, the opto coupler supplies more current into R4446, which causes the thyristor V4441 to be fired earlier. This shortens the forward stroke, so transformer T4401 is charged less. Next the flyback stroke will be shorter and the smoothing capacitors will be charged less and the output voltages, +14 V inclusive, decrease. So only the +14 V is regulated. All the other voltages are not regulated, except the +5 volt (+5D).

Because the output voltages depend on the length of the flyback stroke, the flyback stroke is regulated by the control circuit. The +5D has a separate stabilizer, which works during the forward stroke (see 8.19.8)

#### Resumed:

- If the load on +14 V varies, the forward and the flyback stroke vary. The duty cycle remains constant; the frequency varies.
- If the input voltage varies, only the forward stroke varies; the flyback stroke remains constant. A higher input voltage results in a shorter forward stroke.
- The load on the +5D influences only the waveform of primary current through transformer T4401 during the forward stroke.
   The frequency and the duty cycle remain constant.

#### 8,19,7 The protection circuit

The protection circuit gives the protection against:

- overvoltage on +5D
- overvoltage on +14 V
- too high temperature
- undervoltage on -7 V

The signal G-ON serves as a power supply for this circuit. Overvoltage on +5D or on +14 V makes V4476 conducting. A too high temperature (e.g. caused by a failure of the fan) also makes V4476 conducting, due to the effect of PTC R4469.
V4476 makes V4474 conducting and via R4459 both transistors keep

themselves conducting, Now V4474 supplies a high current into the opto-coupler, which makes the forward stroke very short and eliminates the overvoltage.

If there is a short circuit in one of the voltage on the secondary side of the transformer all voltages will drop, the -7 V inclusive. This causes V4473 to conduct, due to a voltage rise on the node V4471, R4461, V4472. Next V4471 conducts, which makes the forward stroke very short. No components will be overcharged in this way, in spite of the short circuit.

To prevent the undervoltage protection being active immediate after power on, a delay circuit consisting of R4461 and C4461 is provided. After an over- or undervoltage detection C4461 is discharged fastly by the mains switch, which has a contact connected to connector X4402, when the oscilloscope is switched off,

## 8.19.8 The +5 volt stabilizer

The output voltage of winding 10-20 of transformer T4401 depends on the load of the +14 V, because this voltage is regulated by the control unit by means of the flyback stroke.

To get a stable +5 V power supply for the digital circuits (+5D) a stabilizer is provided, which works during the forward stroke (forward converter).

During the positive phase of winding 10-20 (the forward stroke), C4429 is charged via L4408, V4449 and L4409. The voltage on C4429 is smoothed by L4411/4412 and C4431.

During the negative phase (the flyback stroke), V4451 acts as a flywheel diode for L4409.

There also flows a current from +5D through V4486, and V4484 in the reverse direction through choke L4408. This demagnetises the core of L4408 or even magnetises it in the reverse direction, depending on the value of the reverse current.

During the forward stroke, the core of L4408 has to be magnetised again. The more the core has to be magnetised, the higher the self inductance will be and the lower the voltage on C4429 and C4431 will be.

A lower voltage on +5D causes the operational amplifier N4401 to give a higher output voltage. The transistor V4486 conducts less, the reverse current through choke L4408 and so the self inductance decrease and so the voltage on C4429 and C4431 rises. RVIO serves as a reference voltage.

The rectifiers consist of standard rectifying circuits with smoothing filters.

# 8,19,10 Signal name list

Signal name	Description	Signal source	Signal destination(s
BAVO	Battery voltage	A66	-
C-ON	Converter on	A19	A19,A20
FRUVP	Fast reset under voltage		
4-1	protection	A19	A66
ILØ7LT	Interrupt level Ø7	A20	
LNØ1	Line Øl	A19	A20
M1	Mains 1	A66	-
M2	Mains 2	A66 "	-
PE	Protective earth	A66	-
RVG	Reference voltage ground	A20	-
RV1Ø	Reference voltage 10 V	A20	_
A	Analogue ground	A19	General
D	Digital ground	A19	General
+5D	+5 Volt digital	A19	General
-5D	-5 Volt digital	A19	General
+7V	+7 Volt	A19	General
-7V	-7 Volt	A19	General
+14V	+14 Volt	A19	General
-14V	-14 Volt	A19	General
+19V	+19 Volt	A19	General
-19V	-19 Volt	A19	General
+40V	+40 Volt	A19	General
+100V	+100 Volt	A19	General




Figure 8.19.5 Unit A19 - POWER 1 - p.c.b. lay-out.





Figure 8.19.6 Unit Al9 - POWER 1 - circuit diagram.

#### UNIT A20 - POWER 2



## CONTENTS

3,20.1	General information	8,20-1
3.20.2	The reference voltage source	8.20-1
3.20.3	The line trigger circuit	8.20-2
3.20.4	The power down/up detection circuit	8.20-2
3.20.5	The EHT converter	8.20-3
3.20.6	The fan control circuit	8.20-4
3.20.7	Signal name list	8.20-4

## 8.20.1 General information

This unit consists of several circuits:

- a reference voltage source
- a line trigger circuit
- a power down/up detection circuit
- an EHT converter
- a fan-control circuit

WARNING: To avoid any electrical shock, it is strongly recommended to read section 10,1 first.

# 8.20.2 The reference voltage source

The voltage source consists of an operational amplifier N4601 with the associated components.

The zenerdiode V4601 (6,5 V) serves as the reference voltage source

for the op-amp.

Via diode V4602 the node R4601, R4602, V4602 is kept at a stable voltage of 9,4  $\forall$  to achieve a stable current through zenerdiode V4601.

The output voltage RV10 can be adjusted with R4607.

#### 8.20.3 The line trigger circuit

The LNØ1 input from POWER UNIT 1 (A19) is a mains-voltage related signal. To ensure that the line trigger signal has a constant amplitude, this circuit provides automatic gain control. The LNØ1 input is fed to a feedback operational amplifier N4601 with a gain of 1000 (R4636/R4637). The output LN on pin 14 is fed to a comparator input N4601-10. The other input carries a reference voltage. This stage operates as a top detector. The output on pin 8 is a rectangular waveform (+14 V ... -14 V) with a very short duty cycle. The long negative stroke of this voltage charges C4618. The short positive stroke, which width is dependent on the amplitude of the sinewave on N4601-10, discharges C4618 a bit. The voltage on C4618 serves as a control voltage on the gate of the FET V4617. This FET conducts to regulate the amplitude of the signal on N4601-12. If, for instance, the mains voltage increases, LNØ1 also increases. Then output N4601-14 increases. As a result the pulse width of the square wave signal on N4601-8 will get wider and C4618 will be charged less negative. FET V4617 will conduct more, which decreases the sine wave signal on N4601-12. This results in a direct correction of the output sinewave on N4601-14. The output provides the constant LN signal (sine wave 10 Vpp), which is routed to the external trigger unit (A31),

## 8.20.4 The power down/up detection circuit

The circuit consists of two comparators (N4602) with their associated components. After power on, the signal C-ON goes high (> 20 V). After a time delay of 0.1 sec, determined by R4644 and C4622, the ILØ7--IT goes high. This signal, which is routed to the microprocessor unit A6, tells the microprocessor that the power is on and it can start. In case of a converter failure, the C-ON-signal goes immediately low, which causes the signal ILØ7--IT to go low with a very short time delay, because C4622 is discharged fast via R4643 and N4602. The microprocessor will stop.

NOTE: C4622 can't be charged via R4643, because N4602 has open collector outputs.

#### 8.20.5 The EHT converter

Transformer T4601 forms with the various capacitive loads an LC resonance circuit, with an own frequency of approx. 60 kHz. The circuit is every period charged by a thyristor circuit, consisting of transistors V4608 and V4612 (switched parallel resonance converter).

The thyristor circuit is fired on the negative peak of T4601-9 (see figure 8.20.1). On the negative peak of T4601 - 9, the capacitor C4609 is charged via V4603, R4616, R4618, the b-e junction of V4608 and diode V4607. This fires the thyristor circuit. Now V4611 charges the LC resonance circuit as soon as T4601 - 9

becomes positive, and V4608 discharges V4608.

When V4608 is discharged the thyristor circuit turns off, because the current from V4603 is below the treshold current of the thyristor circuit. Now C4608 is charged again via V4603.

A higher voltage at the base of V4603 results in a higher charge of C4608 and causes the thyristor circuit to be turned off later, so there will be supplied more energy to the resonance circuit, in this case the output transformer.

During the off-time of the thyristor circuit C4608 is discharged via R4616.

One output voltage (-2,1 kV) is fed back into op-amp N4601 to perform voltage stabilisation.

If the output voltage rises (i.e. -2,1 kV goes more negative) then N4601-3, N4601-1 and the emitter of V4603 go more negative. The ontime of the thyristor circuit will be shorter; the energy supplied to the transformer will decrease and therefore the output voltages will also decrease.

The output voltage F1/F2 (6.3 V) supplies the filament. The output voltage of T4601-6 is rectified by V4613 and gives the -2,1 kV cathode voltage for the CRT and the feedback to N4601. The output voltage of T4601-11 is converted to 14 kV in the HTmultiplier D4001 to supply the post acceleration anode of the CRT. For security reasons the EHT ground is separated from the analogue ground on connector X4604 (1A, 1C, 2A, 2C) when the unit is removed. The EHT is not available now (see also section 10.4).

The following figure gives some voltages in the circuit.




Figure 8.20.1 Voltage waveforms in the EHT converter.

# 8.20.6 The fan control circuit

In this circuit, a triangle wave voltage of 70 kHz is generated by comparator N4602. Resistor R4652 loads the open collector output. This triangle voltage is on N4602-5 compared with a voltage on N4602-4, which is influenced by a NTC resistor R4656 on this board. The output voltage on N4602-2 is a square-wave signal, whose duty cycle depends on the temperature of the NTC. This square-wave switches via V4621 and V4622 a converter, consisting of L4601, V4619 and C4624, which gives a maximum voltage of 28 V. The output voltage is supplied to the fan and fed back to N4602-4 via V4618 to achieve an overvoltage protection for the fan.

If V4622 doesn't switch for some resson, the fan runs on 14 V via L4601, V4619 and L4602, which is mostly sufficient to keep the oscilloscope running.

## 8.20.7 Signal name list

UNIT A20 Signal name	Description	Signal source	Signal destination(s)
BAVO	Battery voltage	A66	-
C-ON	Converter on	A19	-
EG	EHT ground	A20	A25
FS	Fan supply	A20	A66
£1	Filament 1	A20	Al5-C.R.T.
f2	Filament 2	A20	A15-C.R.T.
ILØ7LT	Interrupt level Ø7	A20	A19-A12-A6
LNØ1	Line Øl	A19	-
LN	Line trigger	A20	A25-A31
RVG	Reference voltage ground	A20	A20,A19
RV1Ø	Reference voltage 10 V	A20	A20,A19
-2.1 kV	-2,1 kV C.R.T.	A20	A20, A15-
•			C.R.T.
14 kV	14 kV EHT C.R.T.	A20	C.R.T.





Figure 8.20.2 Unit A20 - POWER 2 - p.c.b. lay-out.







Figure 8.20.3 Unit A20 - POWER 2 - circuit diagram.

### UNIT A25 - MANAGEMENT UNIT



#### CONTENTS

8.25.1	General information	8.25-1
8.25.2	Microprocessor control - and data buffers and address decoder	8.25-2
8.25.3	Attenuator control latches	8.25-4
	Vertical signal - and signal switch latch	8.25-6
8.25.5	Probe information ADC and 50 0hm protection buffer	8.25-7
8.25.6	Trigger latches	8.25-8
8.25.7	Delta-t serial-parallel converter and the delta-t control	
	latch	8.25-10
8.25.8	Shift and variable control circuits	8.25-11
8.25.9	Auto offset level DAC	8.25-13
8.25.10	Offset and trigger level DAC's	8.25-14
8.25.11	ACL buffer, P2CCD output control circuit and P2CCD buffer	8.25-16
8.25.12	Signal name list	8.25-17

## 8,25.1 General information

On the management unit the following main functions are present:

- Decoupling of power supply voltages which are routed via this unit to units A32, A33 and A27...A30.
  - Interconnection of different power supply voltages which are routed to unit A34, A31 and A26.
- Interconnection for several control signal lines between different units e.g. via connectors X2516-X2502-X2503-X2513-X2514
  - Signal buffering of control signals e.g. via D434, D404 etc.
- 3. Interface between microprocessor and the following units:

Vertical signal unit A32
P<sup>2</sup>CCD unit A33
A33
Attenuators A and B A27...A30
Clock unit A34
External trigger unit A31
CCD logic A26

8.25.2 Microprocessor control- and data buffers and address decoder (D401, D402, D403, D406, D407)

The bi-directional 16-bits data information is fed from the microprocessor via data buffers D401 and D402 to unit A25 and A26 (via X2504).

The data buffers D401 and D402 are enabled by the control signal ENBS derived from D414-D416-6 which on its turn are controlled by the control signals IOSL#6LT and IOSL#7LT.

The control signal RDDABS (read data buffers) which is derived from the signals UPRD-LLT and IOSLØ7LT changes the direction of data transport.

If this RDDABS signal is low the contents of the data buffers is read by the microprocessor and if it is high, the buffers will receive data from the microprocessor.

The address signals AB\$1...AB\$4 and the control signals UPRD--LT and I/O select \$6\$ and \$7 are controlling the functions on this unit via the address-control buffer D403.

The signal IOSLDL enables the buffer D403 and freezes AB#1...AB#4, I/O select #6 and #7 and UPRD--LT after a fixed I/O select delay time which is determined by D408-13-12-11-10.

This delay time of 50 us is necessary to prevent distortion on the address and control signals coming from the data bus when the data bus switches (see figure 8.25.1).

If IOSLDL, after 50 ns, is active (low), D403 is enabled and UPRD-1LT will also become low.

Now the address and control signals coming from D403 are routed to the address decoders D406 and D407.




Figure 8.25.1 I/O select delay control signals.

The address lines ABØ1-1...ABØ3-I are selecting via the address decoders D406 and D407 the functional circuits that are indicated in figure 8.25.2.

The address decoders are controlled by:

UPWR-1LT
IOSLØ7L1

Write functions via D406

Read functions via D407

Read functions via D407

OBEG-1-DBUS

ADDRESS




Figure 8.25.2 Address decoder control signals.

The control signals LAOSA, LAOSB, LATRLV, LATREV and LADTCK are selecting the 14-bits serial DAC's respectively N403, N404, N407, N406 and X2506-7 (to clock unit A34 for delta-t DAC).

MAT2527 870130

### 8.25.3 Attenuator control latches (D409, D411, D412, D413)

In the truth tables below, the several control signal levels are indicated for the vertical attenuation control on the attenuator units and on the vertical signal unit. The latches for channel A (D409 and D411) are selected by CKSTA and for channel B by CKSTB (see below). The drivers D414 and D416 are level adapters to adapt the TTL input to an analog value (0-10 V). The control signals OSA+/- and OSB+/- are routed to D423 pins 13 and 5 to control the polarity of the offset of channels A and B.

#### CHANNEL A

CKSTA
OUTPUT ADDRESS
ABO3-1 ABO2-1 ABO1-1
0 1 0

		VERTICA	AL SIGNA	ATTENUATOR VIA A35					
	ENUATOR FING		DB10-1 PA/2A		DB13-1 PA2.5 XAHT	DB12-1 PA2.5 XALT	DB02-1 AT100A	DB01-1 AT10A	DB00-1 ATIA
5	mV/div	1	0	0	0	1	0	0	1
10	mV/div	0	1	0	0 .	ī	0	0	1
20	mV/div	0	0	1	0	1	0	0	1
50	mV/div	1	0	0	0	1	0	I	0
100	mV/div	0	1	0	0	1	0	1	0
200	mV/div	0	0	1	0	1	0	1	0
0,5	V/div	1	0 .	0	0	1	1	0	0
1	V/div	0	1	0	0	1	1	0 .	0
2	V/div	0	0	1	0	1	1	0	0
5	V/div	0	0	1	1	0	1	0	0

DB05-1 INPUT AC DC A COUPLING A AC DC ZERO DB06-1 ZEA CH. A ON 1 OFF 0 50 Ohm DB07-1 TM50A PROTECT CH. A ON OFF TRIG SOURCE DB08-1 CH. A TRSOA - 3 ON OFF MODE DB14-1 DB15-1 NOA IVA NORMAL - 1 0 INVERT 0 1

# CHANNEL B

CKSTB

OUTPUT ADDRESS ABO3-1 ABO2-1 ABO1-1 O 1 1

For channel B the logic levels are exactly the same as for channel A only the addresses are different:

CKSTB and the latches for channel B are D412 and D413.

#### 8.25.4 Vertical signal- and signal switch latch

The data signals DB##-1...DB#7-1 are applied to the latch D417. This latch is controlled by the clock signal CKSTCS (pin 11). This latch is used for control signals (PDSW#...PDSW2) for the signal switch (unit A33) and for control of the bandwidth limiter and ADD circuit on the vertical signal unit A32.

#### VERTICAL SIGNAL CONTROL

#### OUTPUT ADDRESS

CKSTCS AB03-1 AB02-1 AB01-1 1 0 0

BWL	DBO4-1 BWLLT	DB05-1 BWLHT
ON	0	1
OFF	1	0
ADD	DB06-1	DB07-1
	A+BLT	A+BHT
ON	0	1
OFF	1	n

#### SIGNAL SWITCH CONTROL

TIME BASE	MODE	PDSW2	PDSW1	PDSW0			
NORMAL	ROLL/DIR/SP >0,5 ms	*	1	0	DIR SP P	=	DIRECT mode SPECIAL mode P-mode
	P/ES <0,2 ms	*	0	0	ES *		EQUIVALENT SAMPLING mode DON'T CARE
MIN/MAX	ROLL/DIR >2 ms	1	1	1			John I Wille
MIN/ MAA	DIR/SP/P	0	1	1			

#### 8.25.5 Probe information ADC and 50 Ohm protection buffer (D437 and D419)

The selection of this detection IC D437 is done by RDPRIFHT coming from D407.

The detection of the attenuation factor of the connected probe is done via the current signal PRIFA-XA for ch. A and with PRIFB-XA for ch. B. These signals are applied to pins 3 and 16 of D437 and are coming from the attenuator units A28 (A) and A30 (B).

This results in the following output signals from the 0Q0044 D437:

#### PROBE INDICATION

INPUT ADDRESS RDPRIFHT(LT) AB03-1 AB02-1 AB01-1 0 0 0

	CHAN	NEL A			CHAN	VEL B		
PROBE	DB	DB	DB	DB	DB	DB .	DB	DB
	00-1	01-1	02-1	03-1	04-1	05-1	06-1	07-1
1:1 (1 MOhm)	1	1	1	1	I	1	1	1
1:100 (1 MOhm)	1	1	0	1	1	1	.0	Į.
1:10 (1 MOhm)	1	0	0	0	1	0	0 .	0
1:100 (50 Ohm)	1	1	0	0	1	1	0	0
1:10 (50 Ohm)	1	0	0	1	1	0	0	1
CURRENT PROBE								
HV ISOLATION	1	1	1	0	1	Ł	1	0
PROBE								

The selection of the 50 Ohm protection and trigger indication tristate buffer is done by the signal RDPRIFLT applied to pin 1 and 19 of D419. The address of this tristate buffer D419 is derived from RDPRIFHT via inverter D408 pin 1-2.

The input of the 50 Ohm protection tristate buffer is PT50A-LT and PT50B-LT. The input of the trigger indication part is ALID and TRID coming from unit A26.

These input signals are generating the following output data:

#### 50 OHM PROBE PROTECTION

50 OHM PROBE PROTECTION PT50A--LT CH A DB08-1

REED RELAY OFF

50 Ohm

REED RELAY NOT OFF

50 OHM PROBE PROTECTION PT50B--LT CH B DB09-1

50 Ohm

REED RELAY OFF

50 Ohm

REED RELAY NOT OFF

## TRIGGER INDICATION

NOT TRIG'D DR11-1 TRID TRIGGERED NOT TRIGGERED ALIASED DB10-1 ALID

ALIASED DETECT NO ALIASING (NORMAL)

#### 8.25.6 Trigger latches (D421 and D422)

The trigger and trigger events modes are controlled by signals coming from the trigger latches D421 and D422. These trigger latches are addressed by the control signal CKSTTR applied to the inputs D421-11 and D422-11. The input data DB00-1...DB15-1 is derived from the databuffers D401 and D402. The output control signals TRDUMO and TREV+/- are routed to respectively the trigger level DAC and the trigger event level DAC.

The trigger latches generate the following output control signals:

#### TRIGGER INPUT AND TRIGGER EVENTS INPUT

OUTPUT ADDRESS

CKSTTR

AB03-1 AB02-1 AB01-1

1 0

COUPLING	ACTRCO	DETZ-I DCTRCO	HFTRCO
DC	0 -	1	0
DC/LF	0 -	1	1
AC	1	. 0	0
AC/LF	1	0	1
AC/HF	0	0	0
TRIGGER SOURCE	DB11-1 ETTR	DB05-1 ETTR/5	DB07-1 ETTR/50
EXT	0	0	1
EXT:10	0	1	0
EVTEDM AT	DB02-1		

EXTERNAL DB02-1
TRIGGER COUPLING TRACDC
AC 0
DC 1

TRIG. MODE	DB09-1 TRDUMO	DB08-1 TRTVMO
NORMAL	1	1
DUAL	0	1
TV	1	0

TV	1
	DB10-1
AUTO LEVEL	AULV

		DB15-
TRIG	SLOPE	TRSP

ON OFF

1 0

TRIG EVENT	DB00-1
SLOPE	TREVSP
+	1

DB03-1 LNTR LINE TRIC ON OFF 0 DB04-1 EVENT/5 TREV/1 ON OFF NOT USED DB05-1 EVENT/50 TREV/10 ON NOT USED OFF

#### 8.25.7 Delta-t serial parallel converter (D424, D426, D428) and the delta-t control latch (D427)

In the serial parallel converter consisting of two shift registers D424 and D426, the serial data DTADDA coming from the ADC 80 on the clock unit A34 is converted into parallel data signals DE00-1..DE09-1 which are applied to the databus. The clock signal which is controlling this conversion is DTADCK, coming from clock unit A34.

If the ADC80 on unit A34 is ready, the status signal, DTADST applied to D428-12, becomes active (see figure 8.25.3).

This status signal makes IL86-LT (D428-2) active (low), so the microprocessor will get this interrupt and will react. The IL96-LT signal will be resetted when the microprocessor reads the data from




Figure 8.25.3 Delta-t serial-parallel converter interrupt timing.

The signals DB15-1, CKSEDA and LADTCK are generated on this unit A25 and are fed to the clock unit A34 where they are used for the 14-bit serial DAC (TDA 1540).

The delta-t control latch D427 is controlled by the clocksignal CKOSDT. The input data DB90-1...DB95-1 is clocked out as control signals EX200MLT and EX250MLT to control the oscillators on the clock unit A34. The other outputs of latch D427 are not used. The control signals EX200MLT and EX250MLT have the following levels:

#### Enable 200 MHz oscillator:

EN200MLT is 0 in time base settings:

0,2 ms/div...0,5us/div

0,1 us/div...5ns/div

EN200MLT is 1 in all other time base settings.

### Enable 250 MHz oscillator:

EN250MLT is 0 in time base setting 0,2 us/div. EN250MLT is 1 in all other time base settings.

#### 8.25.8 Shift and variable control circuits

The shift and var-control circuits consist of the following parts:

- \* The shift-var latches
- \* The shift-var DAC
- \* The shift-var timer
- \* The shift-var decoder
- \* The sample and hold circuits.
- \* The shift-var latches (D429 and D431)

The latches D429 and D431 are controlled by the clock signal CKDASC (selected in D406 if ABØ1-1, ABØ2-1 and ABØ3-1 are all 0). The data DBØ9-1...DB13-1 is coming from the data bus and applied to the latch inputs.

The output signals of the latches SCDBØØ...SCDB11 are the data for the shift-var DAC NA01 (12 birs).

\* The shift-var DAC (N401)

The 5V reference voltage for this DAC, coming from opamp N417-6 (adjustable with R462), is applied to N401-17. The setting time of the DAC circuit and N408, N409 is 1 ms.

The output voltage levels of the DAC circuit are as follows:

#### 

0 1 0 0 0 0. 0 0 1 +5 mV 0 0 Ð 0 0 0 0 0 0 0 0 0 0 1 0 V -5 m∜ 1 1 1 1 1 1 1 1 1 0 0 0 Ð a ß 0 0 0 0 -5 V

The dc output level of the DAC circuit is applied to the inputs of four sample and hold circuits N412...N416.

#### \* The shift-var timer (D432)

This timer is necessary to determine the settling time for the DAC and the acquisition time for the sample and hold circuits.

These two delay times are determined by two separate timers:

- 1. D432-2-4 delay time Tl ms (settling time DAC-circuit)
- 2. D432-10-2 delay time ZIOO us (acquisition time S&H)

The first timen D432-2-4 is started by the clock signal CKDASC. The delay time is determined by R458 and C492 (21 ms). This time is necessary for the settling time of the DAC circuit. The second timer D432-10-12 is started 21 ms after the first one. The delay in this second timer is determined by R459 and C493 (2100 us). This time is necessary for the acquisition time of the sample and hold

circuits.
The ≈1 ms delayed clock signal CKDASC is applied to the shift-var decoder (D433).

\* The shift-var decoder (D433)

The decoder selects one of the four sample and hold circuits. The input signals SCDB12-1 and SCDB13-1 are decoded on receipt of a pulse coming from the second timer D432 into one of the four control signals: Control signal To sample and hold SCDB12-1 SCDB13-1

TSSHA	N412	0 .	0
TSVGA	N413	1	0
TSSHB	N414	0	1
TSVGB	N416	1	1

<sup>\*</sup> The sample and hold circuits (N412...N416)

The function of the sample and hold circuit is to take a sample from the DAC-output and to hold the sample (dc voltage) up to the moment that it will be refreshed by its control signal coming from the decoder D433.

TSSHA: Take sample for shift channel A TSSHB: Take sample for shift channel B TSVGA: Take sample for variable gain channel A

TSVGB: Take sample for variable gain channel B

If one of these control signals is active the stored dc value of the selected sample and hold circuit is given on its output. The refresh rate of each sample and hold circuits is 20 ms (4x5 ms) see figure 8,25,4.




Figure 8.25.4 Refresh rate of each sample and hold (20 ms) and wait time (5 ms) before the next S&H is accessed.

#### 8,25,9 Auto offset level ADC (N402)

The function of this ADC is to convert the analog auto offset level signal into digital data information. This ADC (N402) is selected with the signal RDAOLD coming from D407 (when AB#1-1, AB#2-1 and AB#3-1 have respectively the logic level 1, 0, 0). The analog input signal, coming from vertical signal unit A32, is AOLD

(dc signal).

The reference voltage for the ADC is adjustable with R462 and stabilized by N417 and N411.

This reference voltage is applied to N402-2.

The signal conversion in the ADC is started by RDAOLD (active low). The data on the output is dummy data. The conversion time of the ADC is 20 us (see figure 8.25.5).

After that RDAOLD is low again and the data is read by the microprocessor, the microprocessor will handle other jobs for 20 ms.




Figure 8.25.5 Auto offset level ADC timing,

The following analog input levels result in:

INPUT ADO	OUTPUT ADC							
	DBØØ-1	Ø1	₫2	Ø3	<b>Ø</b> 4	Ø5	Ø6	Ø7
+5 ♥	1	1	1	1	1	1	1	1
+39 mV	1	. 0	0	0	0	0	0	1
0 V	1	0	0	0	0 -	۵	0	0
-39 mV	0	1	1	1	1	1	1	1
-5 V	0	. 0	0	0	0	0	0	0

#### 8.25,10 Offset and trigger level DAC's (N403...N407)

The function of this part of the unit is to convert the digital offset and trigger level information into analog signals.

#### \* Offset DAC ch A (N403)

This 14 bits serial DAC is controlled by the clock signal CKSEDA and the control signal LAOSA coming from respectively D406 and D407. The clocksignal CKSEDA is active when on D406 the input data is as follows: AB\$1-1, AB\$2-1 and AB\$3-1 all high (output address). The control signal LAOSA (input address) is active when on D407: AB\$1-1 and AB\$2-1 are high and AB\$3-1 is low. The input serial-data DB15-1 is applied to pin 1. The MSB is the sign bit which is determining the sign (positive or negative) of the DC output signal.

The sign bit is changed via OSA+/- applied to D423-13. OSA+/- is active via latch D409 when the output address CKSTA of D406 is

selected: ABØ1-1 is 0

AB02-1 is 1 D409: DB03-1 0: positive sign AB03-1 is 0 1: negative sign

From this 14 bits DAC, 10 bits are used. The four LSB's are always zero.

The offset is controlled as follows:

BINARY CODE

ANALOG OUTPUT

MSB								LSB								
	0	1	1	1	1	1	1	1	1	1	0	0	0	0		+5 V
	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0 V
	1	1	1	1	1	1	1	1	1	1	0	0	0	0		-5 V

SIGN

The sign of the output voltage is determined by OSA+/- applied to N423-13.

If OSA+/- is high the input of N423 pin 3 is connected to earth potential.

This will cause an inversion of the output signal of N423-6 (output signal is negative).

The analog output level OSA is applied to the LF attenuator unit A28 via A35.

\* Offset DAC ch I (N404).

This 14-bits serial DAC is also identical to the offset channel A version (N403).

Only the different control signals are described.

The output address CKSEDA is the same as for offset A.

The input address LAOSB is active when on D407:

ABØ1-1 is 0

ABØ2-1 is 0 ABØ3-1 is 1

The sign of the output voltage is determined by OSB+/-.
OSB+/- is active via latch D412 when the output address CKSTB of D406
is selected:

ABØ1-1 is 1

ABØ2-1 is 1

ABØ3-1 is 0

D412: DBØ3-1

O: positive sign

1: negative sign

The analog output level OSB is applied to the LF attenuator unit A30 via A35.

\* Trigger event level DAC (N406)

This 14-bits serial DAC is also identical to the offset channel A version (NAO3) Only the different control signals are described.

The output address CKSEDA is the same as for offset A The input address LATREV is active when on D407:

AB01-1 is 0

ABØ2-1 is 1

ABØ3-l is l

The sign of the output voltage is determined by TREV+/-.
TREV+/- is active via latch D422 when the output address CKSTTR of
D406 is selected:

ABØ1-1 is 0 ABØ2-1 is 1

D422: DBØ1-1 0: positive sign

ARØ3-1 is 0

1: negative sign

The analog output level TREVLV is applied to the external trigger input A31.

\* Trigger level DAC (N407)

This 14-bits serial DAC is also identical to the offset channel A version (N403).

Only the different control signals are described. The output address CKSEDA is the same as for offset A.

The input address LATRLV is active when on D407:

ABØ1-1 is 1

AB02-1 is 0

ABØ3-I is 1

The analog output voltage is splitted up into two signal pathes:

TRDULY (level in dual trigger mode) and TRLV (trigger level in normal mode).

The sign cannot be changed (output range 0...+5 V).

The analog signal TRLV can be switched off via D423-11-10 and is determined by TRDUMO. IRDUMO is active via latch D421 when the output address CKSTTR of D406 is selected:

ABØ1-1 is 1 ABØ2-1 is 0 D421: DBØ9-1 0 TRLV is switched off ABØ3-1 is 1 1 TRLV is switched on

The analog output signals TRDULV and TRLV are applied to the vertical signal unit A32.

- 8.25.11 ACL buffer (D434),  $P^2CCD$  output control (D436) and  $P^2CCD$  buffer (D404)
  - \* ACL buffer (D434)

The input signals of this buffer are coming from the  $P^2$ CCD unit A33 (via X2516) and the CCD logic A26 (via X2503). The buffered output control signals are applied to the MRAM unit A5 via X2502.

\* P<sup>2</sup>CCD output control (D436)

The input data applied to this latch DBØ8-1...DB15-1 is converted into control signals for the P<sup>2</sup>CCD unit A33. This latch is selected by the clock signal CKDACC. This clock signal is coming from D406 and is active when the inputs:

ABØ1-1 is 0 ABØ2-1 is 1 ABØ3-1 is 1

Details of the control signals on the output of this latch are given in section 8.33.

\* P<sup>2</sup>CCD buffer (D404)

The two input clock signals CKCDOC and CK1600 are coming from the MRAM unit A5. The buffered output clock signals are fed to the P<sup>2</sup>CCD unit A33. Details of these clock signals can be found in the sections 8.5 and 8.33.

## 8,25,12 Signal name list

## UNIT A25

Signal name	Description	Signal source	Signal destination(s)
A-	Channel A	A25	A33
ABØ1-1Ø4-1	Address bus		
	01-104-1	A25	A25,A26
ACDCA	AC-DC input coupling A	A25	A35-A28
ACDCB	AC-DC input coupling B	A25	A35-A30
ACTRCO	AC trigger coupling	A25	A32
ALID	Aliasing indication	A49	-
AOLD	Auto offset level		
	detection	A32	
ATIA	Attenuation x1 A	A25	A35-A28
AT1B	Attenuation xl B	A25	A35-A30
ATIØA	Attenuation x10 A	A25	A35-A28
AT1ØB	Attenuation xlØ B	A25	A35-A30
AT1ØØA	Attenuation x100 A	A25	A35-A28
AT1ØØB	Attenuation x100 B	A25	A35-A30
AULV	Auto Level	A25	A32
A+BHT	Add mode	A25	A32
A+BLT	Add mode	A25	A32
A+B1HT	Add mode I	A25	A33
BWL:HT	Bandwidth limiter	A25	A32
BWLLT	Bandwidth limiter	A25	A32
CD .	P <sup>2</sup> CCD	A25	A33
CDOCØØ	P <sup>2</sup> CCD output		
	control 00	A25	A33
CDOC#1	P <sup>2</sup> CCD output		
	control Øl	A25	A33
CDOCØ2	P <sup>2</sup> CCD output		
	control Ø2	A25	A33
CDOCØ3	P <sup>2</sup> CCD output		
	control Ø3	A25	A33
CDRD	P <sup>2</sup> CCD read	A25	A12-A5
CDRD-2	P <sup>2</sup> CCD read-2	A26	-
CHPTØ1	Channel pointer Øl	A33	-
CKCDOC	Clock P <sup>2</sup> CCD output	1133	
onopoo .	control	A5	
CKCDOC-1	Clock P <sup>2</sup> CCD output	E)	
DRODUU I	control-1	A25	A33
CKDAOC	Clock data output	ALJ	AJJ
UNDAGO	control	A25	A25
CKDASC	Clock data sample	D4.7	ELA /
UNDADU	control	A25	A25
CKOSDT	Clock offset delta-t	A25 A25	A25
CKSEDA	Clock offset defra-t Clock serial data	A2.5	A34
		15.4.7	8.34
CKSTA	Clock setting A	A25	A25

Signal name	Description	Signal source	Signal destination(s)
CKSTCS	Clock setting channel		
CKSICS	switch	A25	A25
CKSTTR	Clock setting triggering		A25
		-A5	
CK16ØØ CK16ØØ-1	Clock 1600 Clock 1600-1	A25	A33
	Data bus 00-114-1	A25	A25,A26
DBØØ-114-1	Data bus 15-1	A25	
DB15-1			A25,A26,A34
DCTRCO	DC trigger coupling Delta-t ADC clock	A25 A34	A32
DTADCK		A34 A25	A25
DTADCK-1	Delta-t ADC clock-1		
DTADDA	Delta-t ADC Data	A34	-
DTADST	Delta-t ADC status	A34	
eg en2øømlt	EHT ground Enable 200 MHz	A20	-
	oscillator	A25	A34
EN25ØMLT	Enable 250 MHz		
	oscillator	A25	A34
ENBS	Enable buffers	A25	A25
ETCK	External clock	A25	A12-A5
ETCK-2	External clock-2	A26	-
ETTR	External triggering	A25	A32
ETTR/5	External triggering /5	A25	A31
ETTR/5Ø	External triggering /50	A25	A31
GTBS	Gate bus	A25	A25
HDOF	Hold off	A5	-
HFTRCO	HF trigger control	A25	A32
ILØ6LT	Interrupt level 06	A25	A12-A6
IOSLDL	I/O select delay	A25	A25
IOSLØ6LT	I/O select 06	A6	-
IOSLØ7LT	I/O select Ø7	A6	_
IOSLØ6L1	I/O select Ø6	A25	A25
IOSLØ7L1	I/O select Ø7	A25	A25
IVA	Invert A	A25	A32
IVB	Invert B	A25	A32
LADTCK	Latch delta-t clock	A25	A34
LAOSA	Latch offset A	A25	A25
LAOSB	Latch offset N	A25	A25
LATREV	Latch trigger event	A25	A25
LATRLV	Latch trigger level	A25	A25
LNTR	Line triggering	A25	A31
MM	Min-Max mode	A25	A33
mm MMPTØ1	Min-Max mode Min-Max pointer Ø1	A23	A33
		A33 A25	A32
NOA	Normal A		
NOB	Normal B	A25	A32
OSA	Offset A	A25	A35-A28
OSA+/-	Offset A +/-	A25 -	A25
OSB	Offset B	A25	A35-A30
OSB +/-	Offset B +/-	A25	A25
PA/1A	Pre-amplifier /1 A	A25	A32
PA/1B	Pre-amplifier /1 B	A25	A32
PA/2A	Pre-amplifier /2 A	A25	A32
PA/2B	Pre-amplifier /2 B	A25	A32
PA/4A	Pre-amplifier /4 A	A25	A32
PA/4B	Pre-amplifier /4 B	A25	A32

Signal name	Description	Signal source	Signal destination(	s)
PA2,5AHT	Pre-amplifier x2.5 A	A25	A32	_
PA2,5ALT	Pre-amplifier x2,5 A	A25	A32	
PA2,5BHT	Pre-amplifier x2,5 B	A25	A32	
PA2,5BLT	Pre-amplifier x2,5 B	A25	A32	
PDSWØ	Peak detector switch 6	A25	A33	
PDSWl	Peak detector switch 1	A25	A33	
PDSW2	Peak detector switch 2	A25	A33	
PRIFA-XA	Probe information A	A28+A27	_	
PRIFB-XA	Probe Information B	A30+A29	_	
PT5ØA-LT	50 Ohm protection A	A27	-	
PT5ØB-LT	50 Ohm protection B	A29	-	
RDAOLD	Read auto offset			
	level detection	A25	A25	
RDDABS	Read data buffers	A25	A25	
RDDTDA	Read delta-t data	A25	A25	
RDPRIFHT	Read probe information	A25	A25	
RDPRIFLT	Read probe information	A25	A25	
RSMN	Reset min	A5	_	
RSMX	Reset max	A5	_	
RSSW	Reset slow	A5	_	
SHA	Shift A	A25	A32	
SHB	Shift B	A25	A32	
SCEVHT	Sample clock even	A25	A12-A5	
SCEV-1HT	Sample clock even	A33	A12-A2	
SCEV-2HT	Sample clock even	A26	-	
STCV	Start conversion	A33	-	ĺ
STSW	Set slow	A5	_	
SWCK	Slow clock	A33	_	
SWCKØ1	Slow clock Ø1	A25	A12-A5	
SYSWTB	Synchronized slow	11-7	1111 117	
010410	time base	A5	_	
TCEVLT	Transport clock even	A25	A12-A5	
TCEV-1LT	Transport clock even	A33	-	
TCEV-2LT	Transport clock even	A26	_	
IDLD	Delay trigger load	A5		
IDUF	Trigger delay underflow		A12-A5	
IDUF-2	Trigger delay	823	AIZ-AJ	
	underflow -2	A26	_	
TM5ØA	Termination 50 Ohm A	A25	A35-A28	
TM5ØB	Termination 50 Ohm B	A25	A35-A30	
TRACDC	Trigger AC or DC	A25	A31 ·	
TROULV	Trigger dual level	A25	A32	
TRDUMO	Trigger dual mode	A25	A32	
TREVLV	Trigger event level	A25	A31	
TREVSP	Trigger event slope	A25		
TREV+/-	Trigger event +/-	A25	A32	
TREV /5	Trigger event /5	A25	A25	
			A31 -	
TREV /50	Trigger event /50	A25	A31	
TRID	Trigger indication	A26	-	
TRLV	Trigger level	A25	A32	
TRSOA	Trigger source A	A25	A32	
TRSOB	Trigger source B	A25	A32	-
TRSP TRTVMO	Trigger slope	A25	A32	
TKTVMO	Trigger TV mode	A25	A32	

Signal name	Description	Signal source	Signal destination(s)
TSSHA	Take sample shift A	A25	A25
TSSHB	Take sample shift B	A25	. A25
TSVGA	Take sample variable		
	gain A	A25	A25
TSVGB	Take sample variable		
	gain B	A25	A25
UPRD-1LT	Microprocessor read 1	A25	A25
VGA	Variable gain A	A25	A32
VGB	Variable gain B	A25	A32
ZEA-HX	Zero A	A25	A35-A27
ZEB-HX	Zero B	A25	A35-A29
ZECH	Zero channel	A5 .	





Figure 8.25.6 Unit A25 - MANAGEMENT UNIT - p.c.b. lay-out.







Figure 8.25.7 Unit A25 - MANAGEMENT UNIT - circuit diagram.







Figure 8.25.8 Unit A25 - MANAGEMENT UNIT - circuit diagram.

#### UNIT A26 - CCD LOGIC UNIT



#### CONTENTS

8.26.1	General information	8.26-1
8.26.2	Circuit description	8.26-1
8.26.3	Signal name list	8.26-3

#### 8.26.1 General information

The CCD logic unit contains the logic which is used for controlling the P2CCD's on unit A33. A part of the logic is fitted on the mini ccd logic unit (A49) which is fitted on this unit.

#### Circuit description 8.26.2

The AUTO TRIGGER logic causes the generation of the TDUF-2 signals when no triggers appear. The TDUF-2 signal is a derived trigger signal for the ACL.

The auto trigger logic is active when the AUTB signal is high, which will be assumed in the following description.

When HDOF at X2637 goes down, which is the sign of the ACL to start a new acquisition, pin 4 of D6008 gives a low pulse of 25 ms. When TRSGØILT stays high, because no triggers appear, flip flop D6009 (the auto flip flop) receives a clock at the end of the 25 ms pulse at pin 11. The ENAURSLT signal goes low. Because it is fed back to pin 13 of D6007 further clock signals are blocked; the auto flip

flop stays in this state. The ENAURSLT signal keeps flip flop D6009 set via pin 4. The TRID signal, which is low, is read by the microprocessor, which will light

the NOT TRIG'D pilot lamp on the front panel.

In this situation pin 8 of D6009 is high and HDOF is low. Now EVUF goes high via R6402, D6011, D6007 and D6012. This generates on unit A49 the ENTDCNLE signal after one or two FSTB -- HE pulses, depending on the DTPUSL signal. ENTDCNLE enables the trigger delay counter. Because ENAURSLT makes pin 3 of D6012 high, only the fast part of the trigger delay counter (the part in IC D6001 and IC D6022) has to be counted down to generate TDUF-2 (see also the description of the trigger delay counter next).

The ENAURSLT signal enables RSAUFF on unit A49 to go high when a trigger occurs. This sets the auto flip flop D6009 at pin 10 via D6008, D6007 and D6011. Now ENAURSLT goes high, which is the starting

When no triggers appear ENAURSLT stays low, which results in the generation of TDUF-2, every time when HDOF goes down.

When AUTB is low only flip flop D6009, which generates TRID, is enabled. TRID is set low by a clock from TDLD at pin 3. If a trigger appears, TRSGØILT goes low, which resets the flip flop via pin 1; TRID goes high. If no trigger appears, TRID stays low. The microprocessor reads the status of TRID to control the status of the pilot lamp NOT TRIG'D.

The STAL signal is generated when HDOF is high and RSSW is low. (see also chapter 8.49.2 aliasing detection circuit).

The CCD LOGIC + FAST TIME BASE DIVIDER is integrated in an ACE (Advanced Customised ECL), IC D6001. It contains various fast dividers to generate the sample and transport clock from the FSCK signal in the P2CCD mode and the Random Sampling mode. It also contains the logic for the change over to the slow clock (SWCK) for the read out stroke in the PZCCD mode and the random

sampling mode. In the Direct (special) mode and in the Roll mode the

sample and transport clocks are also derived from SWCK.

The signal FSCK--XA represents the average DC level of FSCK.

The TRIGGER DELAY COUNTER consists of a 25 bit counter. The first 5 bits are in the ACE (for speed reasons), the next 4 bits are in a fast Schottky TTL counter (D6022), the remaining bits are in 4 CMOS counters (D6026,..D6029), Transistors V6008 and V6009 are a buffer. Each counter can be preset with a value which is stored by the microprocessor in the latches D6033...D6037. The latches for the counter stage in the ACE are integrated in the ACE. When the slower part of the trigger delay counter (D6022 and D6026...D6029) has counted down the TDTC---LT is generated. This is inside the ACE combined with the status of the high speed counter stage. As soon as this stage has counted down, the TDUF-2 signal goes high.

The EVENTS COUNTER consists of a 16 bits counter (D6016...D6019). It can be preset with a value, which is stored by the microprocessor in the latches D6031 and D6032. The EVSG--HE signal represents the events signal that can be connected to the EVENTS/EXT CLK BNC input on the frontpanel. It is converted to TTL level by the circuitry around transistor V6001...V6004. The output

signal of this circuit (ETCK-2) clocks the events counter and is also applied to the acquisition control logic (unit A5). This path is only effective when an external clock is selected,

The counting down of the events counter is enabled by the ENEVCNLT signal. When the events counter has counted down the EVUF signal is

Both the events counter and the trigger delay counter are preset by the TDLD signal.

The CONTROL LATCH latches various control signals from the microprocessor for this unit and unit A49.


The ADDRESS DECODER decodes various addresses which are used to clock the information from the microprocessor in the right latches.

## 8.26.3 Signal name list

UNIT A26

Signal name	Description	Signal source	Signal destination(
ABØ1-1Ø4-1	Address bus		
	01-104-1	A25	-
ALID	Alising indication	A49	-
AUTB	Auto time base	A26	A26
CDRD-2	P <sup>Z</sup> CCD read	A26	A25, A25-A33
DBØØ-1DB15-1	Data bus ØØ-115-1	A25	
DR	Direct / Roll mode	A26	A49
DTPUSL	Delta-t pulse select	A26	A49
ENAURSLT	Enable auto reset	A26	A26, A49
ENEVLT	Enable events	A26	A49
ENEVCNLT	Enable events counter	A49	-
ENTOCNLE	Enable trigger delay		
	counter	A49	-
ETCK-2	External clock 2	A26	A25
EVPSØØ15	Events preset		
	ØØ15	A26	A26
EVSGHE	Events signal	A32	-
EVUF	Events underflow	A26	A49
FSCK	Fast sample clock	A34	-
FSCKHE	Fast sample clock	A26	A26
FSCKLE	Fast sample clock	A26	A26
FSTBHE	Fast time base	A26	A49
HDOF	Hold off	A26	A26
HDOFLT	Hold off	A5	- ,-
IOSLØ6LT	I/O Select Ø6	A6	-
MMSL00	Min/max select 00	A26	A49
MMSLØ1	Min/max select #1	A26	A49
MNDLIN	Min delay in	A26	A49
MNDLOT	Min delay out	A49	-
MXDLIN	Max delay in	A26	A49
MXDLOT	Max delay out	A49	-
RSALIDLT	Reset aliasing		
	indication	A26	A49
RSAUFF	Reset auto flip flop	A49	-
RSMN	Reset min	A5	
RSMNPD	Reset min peak detector	A49	-
RSMX	Reset max	A5	
RSMXPD	Reset max peak detector	A49	
RSSW	Reset slow	A5	
SCEV	Sample clock even	A26	A49
SCEV-2HT	Sample clock even 2	A26	A25-A33
SCEVA-LE	Sample clock even A	A26	A33
SCEVB-LE	Sample clock even B	A26	A33
SCOD	Sample clock odd	A26	A49
SCODA-LE	Sample clock odd A	A26	A33
SCODB-LE	Sample clock odd B	A26	A33
SPDTSWHE	Stop delta-t sweep	A49	-
SPDTSWLE	Stop delta-t sweep	A49	
STAL	Start aliasing detection		A49
STDTSWHE	Start delta-t sweep	A49	-
STDTSWLE	Start delta-t sweep	A49	-
STSW	Set slow	.A5	-

Signal name	Description	Signal source	Signal destination(s)
SWCK	Slow clock	A33	·
SYSWTB	Synchronised slow		
	time base	A5	-
SYSWIBHE	Synchronized slow		
	time base	A49	-
TCEV-2LT	Transport clock even 2	A26	A25-A33
TCEVA-HE	Transport clock even A	A26	A33
TCEVB-HE	Transport clock even B	A26	A33
TCODA-HE	Transport clock odd A	A26	A33
TCODB-HE	Transport clock odd B	A26	A33
TDCNCK	Trigger delay counter		
	clock	A26	A26
TDLD	Trigger delay load	A5	-
TDPSØØTDPS15	Trigger delay		
	preset ØØ15	A26	A26
TDTCLT	Trigger delay terminal		
	count	A26	A26
TDUF-2	Trigger delay		
	underflow 2	A26	A25, A49
TRID	Trigger indication	A26	A25
TRSG	Trigger signal	A32	-
TRSGØlLT	Trigger signal Ø1	A49	-
WRØ6ØØ	Write		
WRØ6ØA	Ø6ØØØ6ØA	A26	A26



### UNIT A27(A29) - HF VERTICAL ATTENUATOR



#### CONTENTS

8.27.1	Introduction	8,27-1
8.27.2	Circuit description	8.27-1
8.27.3	Signal name list	8.27-3

#### 8.27.1. Introduction

The A and B channel attenuators are identical: so only A is described. Every attenuator module consists of two printed circuit boards:

- the h.f. attenuator unit
- the 1.f. attenuator unit (see section 8,28)

The signal names in this description and in the circuit diagram between brackets are valid for the attenuator of channel,

### 8.27.2 Circuit description (see figure 8.27.2)

The input signal from the Y BNC connector (A or B) is divided into five paths:

- three identical a.c.-coupled h.f. signal paths with different capacitive attenuation factors
- m 50-Ohm termination path
- a direct-coupled signal path to the 1.f. attenuator unit A28 (A30)
- The h.f. signal paths and the 50-0hm termination are selected by the contacts of read relays mounted on the l.f. unit and controlled by buffer D6903 (see figure 8.28.2.). This buffer is controlled by the Management unit A25 via the adaption unit A35.
  Dealing first with the 50-0hm termination, the reed relay contact connects the input signal across 50-0hm (an array with two 100-0hm resistors connected in parallel to earth). The array includes a temperature sensor which activates a temperature-sensing circuit (N6803) if the input signal exceeds 5 V.

  The three h.f. paths are a.c.-coupled via C6809 (1x range) and C5814 (0.1x range), C6801 (0.01x range) which form part of the RC attenuators. The attenuator stages are each followed by a FET impedance converter stage (V6806 in the 1x path). A diode clipper in the gate circuit of the two lower ranges protects the input source

follower of the impedance converter from excessive input voltages.

The impedance converter is switched by a PNP transistor (V6807) in its drain circuit. A +5 V switches it off and a +4,2 V switches it

The signal is then coupled via a diode (V6812) to transistor V6829, part of a summation stage (where also the 1.f. signal is added, LFXA (8) via V6836 and V6833.

The truth-table of the input relay contacts is given in section 8.28.2. When "O" coupling is selected, (ZEA-Hx ZEB-Hx active high) transistor V6828 takes over the current which is normally drawn by one of the coupling diodes (V6811 or V6812) in the h.f. path. This serves to maintain the circuit in d.c. belance.

Signal ZEA-Lx (ZEB-Lx) is routed to the LF attenuator to switch off the d.c. signal path.

The gain of the summation stage is determined by the ratio of its collector resistance to its emitter resistance,  $\underline{\mathtt{Rc}}$  .

In the xl position, the collector resistance of V6829 is R6851 + (26850/R6863), switched by V6819. Switching is achieved by the logic level applied to the base of V6826; 0 V selects the xl range, +5 V selects the x5 range (x5 range not used).

The output signal from the summation stage V6829 is routed to the output amplifier with V6837 and V6839. The output signal from this amplifier is routed to the vertical signal unit A32 via a coaxial cable. A part of the output signal is routed to the feedback loop on the l.f. attenuator unit, HFXA(B), for LF and d.c. compensation.

There are three auxiliary circuits on the HF attenuator unit:

- Multiplexer D6801 for h.f. attenuator switching
- Window discriminator for 50-Ohm terminator protection (N6802)
- Mindow discriminator for 50-0nm terminator protection (N6802)

   Temperature sensing circuit for 50-0hm input termination (N6803)

Multiplexer D6801 is controlled by the signals ATSWOA(B) and ATSWIA(B) to select the xl, x10 and x100 capacitive attenuators, on pins 12, 14 and 15 respectively. These pins are connected with V6807/base, V6816/base and V6802/base, V6816/base and V6802/base.

The xl and x5 ranges are also selected by switching 0 V or +5 V to V6826/base (x5 range is not used). These voltages are made by multiplexer D6801/3, 4 and voltage divider resistors R6871 and R6862.

The window discriminator checks the voltage across the h.f. attenuator output by means of two operational amplifiers N6802. One detects the positive signal peak and the other detects the negative signal peak. The resultant outputs are summed, and if the input voltage of 5 V Sis exceeded during this measurement, the summation amplifier N6802/8, 9, 14 switches off transistor V6842. This gives a logic high PT50A-LT (PT50B-LT) (unsafe) signal to the central microprocessor. In this situation it is not possible to switch from 1M-Ohm to 50-Ohm input impedance.

A temperature sensing circuit of operational amplifier N6803. The temperature of the 50-0hm termination resistor is measured by a l k-0hm resistor, present in the OM545, with a temperature coefficient of +0,75 percent per degree Celcius. If the temperature gets too high, operational amplifier input N6803/2 goes high and switches V6846 on.

V6846 switches resistor R6890 between the probe indication line PRIFA-XA (PRIFB-XA) and earth. The central microprocessor knows that either a high-ohmic probe or a 50-0hm overload is present now. The detection between the two is done as follows:


- The window of the discriminator is changed from 5 V to 25 V in combination with the x0,01 attenuator section, via a low level from op-amp output D6803/1 applied to the window discriminator via diode V6843 and switching FET V6841.
- The microcomputer switches the x0,01 sttenuator section on for a moment and looks at the discriminator output (PT50A-LT(B): if the output is low, the voltage across the 50-0hm resistor is between 5 and 25 V and the current through the 50-0hm resistor is such that it can be switched off. With the discriminator output being high, the voltage is above 25 V and the current through the 50-0hm resistor is too high to be switched off. Now a warning becomes visible on the C.R.T. of the instrument.
- Some seconds after having switched-off the 50-Ohm resistor, the microprocessor looks again to the probe indication line PRIFA-XA (PRIFB-XB). The temperature-sensing resistor is cooled down again and the probe indication line must be free again; if not, the microprocessor knows that it was not a 50 Ohm overload but that a high-ohmic probe is connected.

### 8.27.3 Signal name list

UNIT A27 (A29)

Signal name	Description	Signal source	Signal destination(s
ATSWØA	Attenuator switch Ø A	A35	_
(ATSWØB)	Attenuator switch Ø B	A35	_
ATSW1A	Attenuator switch 1 A	A35	_
(ATSW1B)	Attenuator switch 1 B	A35	_
HFXA	High frequency A	A27	A35-A28
(HFXB)	High frequency B	A29	A35-A30
LFXA	Low frequency A	A28	-
(LFXB)	Low frequency B	A30	_
PRIFA-XA	Probe indication A	A27+A28	A35-A25
(PRIFB-XB)	Probe indication B	A29+A30	A35-A25
PT5ØA-LT	Protect 5Ø Ohm A	A27	A35-A25
(PT5ØB-LT)	Protect 5Ø Ohm B	A29	A35-A25
ZEA-HX	Zero A	A25	-
(ZEB-HX)	Zero B	A25	
ZEA-LX	Zero A	A27	A35-A28
(ZEB-LX)	Zero B	A29	A35-A30

TO X5001 (CH.A)
OR
TO X5101 (CH.B)
VERTICAL SIGNAL
UNIT A32






Figure 8.27.1 Unit A27(A29) - HF ATTENUATOR - p.c.b. lay-out.




Figure 8.27.2 Unit A27(A29) - HF ATTENUATOR - circuit diagram.

#### UNIT A28(A30) - LF VERTICAL ATTENUATOR



#### CONTENTS

	Introduction	
8.28.2	Circuit description	8.28-1
8.28.3	Signal name list	8.28-3

#### 8.28.1 Introduction

The A and B channel attenuators are identical: so only A is described. Every attenuator module consists of two printed circuit boards:

- the h.f. attenuator unit (see section 8.27)
- the l.f. attenuator unit

The signal names in this description and in the circuit diagram between brackets are valid for the attenuator of channel B.

#### 8.28.2 Circuit description (see figure 8.28.2)

The function of the LF attenuator unit is to compensate LF signels and to prevent DC drifft. Also the DC OFFSET is controlled in this unit. The 1.f. or d.c. path is chosen by the AC/DC reed relay switch contact (X6901). When "0" input coupling is chosen, the FFT switch V6904 is switched off by signal ZEA-LX (ZEB-LX) on its gate. Then FET V6903 switches the input to earth potential via V6909. The diodes V6901 and V6902 protect the switch V6903 against switch-off spikes. The signal on the d.c. path is fed to the operational amplifier N6901 together with the d.c. input (via R6909, HFXA/B). Any difference in the comparator is applied to the summation stage LFXA(B) consisting of V6836, V6833 and V6829 (on the HF unit). Note that when added, the h.f. signal and l.f. and d.c. signal shown at the summation stage form a reconstituted version of the square-wave

applied to the input. Feedback capacitors in the operational amplifier N6901 ensure that the frequency response of the d.c. path matches that of the a.c. path. Feedback capacitor C6906 is always in circuit. The feedback capacitors C6907 and C6908 are switched into the circuit by the FET-switches V6906 and V6907. In the x0.1 attenuation position C6906 and 6907 are in circuit, In the x0.01 attenuation position C6906, C6907 and C6908 are all in circuit as feedback capacitance. The connection between the inverting input of operational amplifier N6901 and the output of the HF attenuator unit HFXA(B) is made via a network of switchable feedback resistors. The amount of resistors switched into the circuit by FET-switches depends on the attenuator setting.

The feedback resistance networks are:

xl : R6909 (always in circuit)

x0.1 : R6909//R6912 switched by V6911

x0.01: R6909//R6912//(R6913//R6914) switched by V6911 and V6913

Via the switchable feedback resistor network also the OFFSET level [OSA-(OSB-)] is applied to the comparator N6901 via R6911, R6920, R6916 and R6922.

In this way vertical shift of the base-line is achieved.

The FET switches V6906, V6907 (to switch the feedback capacitors) and V6911, V6913 (to switch the feedback resistors) are controlled by D6901 which on its turn is controlled by the data bus signals ATSWOA(S) and ATSWIA(S).

The relays on the HF unit (K6902...K6906) and K6901 on this unit are controlled by the data bus via N6903. The truth-table is given below.

Relay contact: Relay coil : Output N6903 :	K6901 K6901 16	K6804 K6902 15	K6802 K6903 14	K6803 K6904 13	K6801 K6906 12
5 mV/div	x	x	н	н	L
50 mV/div	X	X	L	H	H
500 mV/div	x	X	H	L	H
"0"	X	x	. н	H	H
"AC"	H	X	X	X	X
"DC"	L	X.	X	X	x
50 Ohm	X	L	X	X	Х

H: not active, relay contact open

L: active, relay contact closed

X: don't care

# 8.28.3 Signal name list

UNIT A28(A30)

Signal name	Description	Signal source	Signal destination(s
ACDÇA	AC/DC A	A25	
(ACDCB)	AC/DC B	A25	-
ATSWØA	Attenuator switch Ø A	A35	<b>-</b>
(ATSWØB)	Attenuator switch Ø B	A35	-
ATSWIA	Attenuator switch 1 A	A35	-
(ATSWIB)	Attenuator switch 1 B	A35	-
AT1A	Attenuator switch xl A	A25	_
(AT1B)	Attenuator switch xl B	A25	_
AT1ØA	Attenuator switch x10A	A25	-
(ATIØB)	Attenuator switch x10B	. A25	_
AT1ØØA	Attenuator switch x100	A A25	-
(ATIØØB)	Attenuator switch x100	B A25	-
HFXA	High frequency A	A27	-
(HFXB)	High frequency B	A29	- '
LFXA	Low frequency A	A28	A35-A27
(LFXB)	Low frequency B	A30	A35-A29
OSA	Offset A	A25	-
(OSB)	Offset B	A25	-
OSBIAAXA	Offset bias A	A35	<u>-</u>
(OSBIABXA)	Offset bias B	A35	-
PRIFA-XA	Probe indication A	A27+A28	
(PRIFB-XA)	Probe indication B	A29+A30	A35-A25
TM5ØA	Termination 50 Ohm A	A25	-
(TM5ØB)	Termination 50 Ohm B	A25	
ZEA-LX	Zero A	A27	
(ZEB-LX)	Zero B	A29	-




Figure 8.28.1 Unit A28(A30) LF ATTENUATOR - p.c.b. - lay-out.




Figure 8.28.2 Unit A28(A30) - LF ATTENUATOR - circuit diagram

## UNIT A29 - HF VERTICAL ATTENUATOR



## CONTENTS

## 8.29.1 Introduction

See section 8.27.

The circuit description, signal name list, p.c.b. lay out and circuit diagram of this unit are idential to unit \$27.
The signal names for channel 8 are given between brackets.

## UNIT A30 - LF VERTICAL ATTENUATOR



## CONTENTS

8.30.1 Introduction..... 8.30-1

## 8.30.1 Introduction

See section 8.28.

The circuit description, signal name list, p.c.b. lay out and circuit diagram of this unit are idential to unit A28. The signal names for channel B are given between brackets.

## UNIT A31 - EXTERNAL TRIGGER UNIT



## CONTENTS

8.31.1	Introduction	8 31-1
2 21 2	Charles Assessed to the contract of the contra	0.01-1
0.31.2	Circuit description of the EXT TRIG input	8.31-1
8.31.3	Circuit description of the EVENTS/EXT CLOCK input	0 31 0
0 01 /	The state of the branch and the state of the	0.31-2
0.31.4	Signal name list	8.31-3

## 8.31.1 Introduction

This unit consists of two main circuits:

The EXT TRIG input and the EVENTS/EXT CLOCK input.

On this unit S.M.D.'s (Surface Mounted Devices) and "normal" components are used together on one p.c.b..
The handling of S.M.D.'s is described in section 12.3.1.

Via the EXT TRIG input the time base can be triggered externally and via the EVENTS/EXT CLOCK input the time base can be started after a preselected number of trigger events and the horizontal deflection speed can be controlled via the CLOCK signals (in EXT CLOCK mode) applied to this input.

# 8.31.2 Circuit Description of the EXT TRIG input (see figure 8.31.2.)

The control signals for this unit are coming from the management unit A25. The EXT TRIG input unit is similar to the vertical attenuator unit except that there are only two different attenuator positions, x0,2 (15) and x0,02 (150). Consequently, the EXT TRIG and EVENTS/EXT CLOCK input socket is coupled to two h.f. paths and one 1.f. path. Alternatively, a LINE input signal can be switched via FET V4739 to provide triggering.

The two h.f. paths have no input switching reed relay contacts. The x0,2 attenuator consists of the capacitive-network  $\ell^4$ 701, R4701, R4702, C4702 in the gate circuit of FFI V4701. A logic low control signal ETTR/5 on the base of V4728 causes this transistor to conduct, which turns on source-follower FFI V4701. In turn, V4703 conducts and the signal is passed via switching diode V4704 to the summation amplifier V4709, V4711. The logic low control signal is also applied to a switching network, V4719, V4722, V4722, which provides the collector load via diode V4727 for V4709 in the x0,2 position. The x0,2 gain adjust is \$k4751.

The x0,02 attenuator consists of a double capacitive-network C4707, R4708, R4709, C4708, and R4711, C4709, R4712, C4711 in the gate circuit of FET V4706. The control and switching circuits (V4731, V4726, V4724, V4723) are identical to the x0,2 position section. When the x0,02 position is selected, the gain adjustment in the collector load of V4709 is R4753.

The 1.f. path is connected via resistor R4777 to the AC/DC switch K4701, which is controlled by a reed relay in the collector of transistor V4748.

The a.c. path is via C4742 and C4743 in series (two series capacitors to reduce leakage). Reversed diodes V4732, V4733 to earth provide input protection. With EXT TRIG selected, FET V4734 is off and FET V4736 is on. The l.f. or d.c. signals are therefore fed via V4736 to pin 2 of operational amplifier N4701, together with the feedback signal from the output via R4761, R4783 and C4748 in the x0,2 position; also via R4784/R4785 and C4749 in x0,02 position as V4737 and V4738 are conducting (diode V4746 blocked by logic high from N4702/1). The output on pin 6 of the operational amplifier N4701 is applied via the base of buffer amplifier V4713 to the summation amplifier V4711/V4709. Here, the h.f. signal and 1.f. signals recombine. This recombine in the sum is applied to V4717 and emitter follower V4718 which together form the low-impedance output driver stage. This driver stage feeds the TRIGGER SELECTION circuit on the vertical signal unit via a coaxial cable.

When LIME TRIG is selected, the EXT TRIG is inhibited by the LIME control signal LNTR applied to inputs 9 and 12 of operational amplifiers N4702:

- The output N4702-8 cuts off the h.f. path FETs V4701 and V4706 via switching diodes V4729. This output also switches off the 1.f. path FET V4736 via diode V4744.
  Transistor V4714 (switched on in LINE trigger mode) ensures that the circuit d.c. balance is maintained by taking over the current from the switching diodes V4704.
- The output N4702-14 switches on FET V4734 to short circuit the l.f. signal to earth via diode V4743. Output N4702-14 also switches on FET V4739 to provide a LINE TRIG signal path via its source, V4738 and R4783 to the output. A parallel path is also provided via R4784/IR4785.

The source-drain capacitance of FET V4738 (switched off in the x0,2 position) is prevented from giving cross-talk by the circuit V4742 and FET V4741. In the x0,2 position, a -14 V output on N4702-1 turns on V4742 and thus FET V4741, which clamps the drain to earth.

8.31.3 Circuit description of the EVENTS/EXT CLOCK input (see figure 8.31.3.)

The EVENTS/EXT CLOCK input unit is almost identical to the EXT TRIG input unit except that there is a trigger event level input (TREVIV) and no LINE TRIG input. There are two different attenuator positions, x0,2 and x0,02 (only the x0,2 (:5) is used). Consequently, the input socket is coupled to two h.f. paths and one l.f. path. The two h.f. paths have no input switching with reed-relays.

The x0,2 attenuator consists of the capacitive network C4801, R4801, R4802, C4802 in the gate circuit of FET V4801.

A logic low control signal TREV/5 on the base of V4828 causes this transistor to conduct, which turns on source-follower FET V4801. In turn, V4803 conducts and the signal is passed via diode V4804 to the summation amplifier V4809. V4811.

The logic low control signal TREV/5 is also applied to a switching network, V4819, V4821, V4822, which provides the collector load via diode V4827 for V4809 in the x0,2 position. The x0,2 gain adjust is R4851. The x0,02 attenuator consists of a double capacitive network C4807, K4808, R4809, C4808, and R4811, C4809, R4812, C4811 in the gate circuit of FET V4806. The control and switching circuits (V4831, V4826, V4824, V4823) are identical to the x0,2 position. When the x0,02 position is selected, the gain adjustment in the colllector load of V4809 is then R4853.

The 1.f. path is connected via resistor R4877 to the negative input of comparator N4801-2.

Reversed diodes V4832, V4833 to earth provide input protection. The 1.f. or d.c. signals are fed to pin 2 of operational amplifier N4801, together with the trigger event level signal (TREVLV) coming from the management unit A25 and together with the feedback signal from the output via R4861, R4883 and C4849 in the x0,2 position; also via R4864,/R4885 and C4849 in position x0,02 as V4837 and V4838 are conducting (diode V4846 blocked by logic high from N4702-7). The output on pin 6 of the operational amplifier N4801 is applied via the base of buffer amplifier V4813 to the summation amplifier. Here, the h.f. signal and 1.f. signals recombine.

This reconstituted input signal is applied to V4817 and emitter follower V4818 which together form the low-impedance output driver stage.

The output signal EVSGIN is routed via a 50-0hm coaxial cable to the input of the event counter on the CCD LOGIC UNIT A26. The source-drain capacitance of FET V4838 (switched off in the x0,2 position) is prevented from giving cross-talk by the circuit V4842 and FET V4841. In the x0,2 position, a -14 V output on N4702-7 turns on V4842 and thus FET V4841, which clamps the drain to earth.

#### 8.31.4 Signal name list

UNIT A31

Signal name	Description	Signal source	Signal destination(s)		
ETSGIN	External trigger signal	in A31	A32		
ETTR/5	External triggering /5	A25	~		
ETTR/5Ø	External triggering /50	A25	-		
EVSGIN	Events signal in	A31	A32		
LN	Line trigger	A20	-		
LNTR	Line triggering	A25	_		
TRACDC	Trigger AC or DC	A25	-		
TREVLV	Trigger event level	A25	-		
TREV/5	Trigger event /5	A25	-		
TREV/50	Trigger event /50	A25	_		





Figure 8.31.1 Unit A31 - EXT TRIG and EVENTS/EXT CLOCK INPUT - p.c.b. lay-out.






Figure 8.31.3 Unit A31 - EVENTS/EXT CLOCK INPUT - circuit diagram.

## UNIT A32 - VERTICAL SIGNAL UNIT



## CONTENTS

8.32.1	General information	8.32-1
8.32.2	Channels A and B pre-amplifiers	8.32-2
8.32.3	The VERTICAL AMPLIFIER PROCESSOR unit	8.32-3
8.32.4	The TRIGGER SELECTOR unit A38	8.32-4
8.32.5	The TRIGGER FILTERS (unit A40) and TRIGGER AMPLIFIER (A41)	8.32-4
8.32.6	The Auto Offset Level Detection circuit	8.32-7
8.32.7	The EVENTS AMPLIFIER unit A43 and TRIGGER LOGIC unit A42	8.32-8
8.32.8	TV sync separator circuit	8.32-10
0 32 0	Signal mana list	8 32-11

#### 8.32.1 General information

In this section also the mini units A38...A44 are described. The Vertical Signal unit A32 is connected between the outputs of the attenuators, trigger input circuits and the Signal acquisition part (PCCD unit A33)

The circuits are divided over three diagrams:

- diagram 8.32.2: channels A and B pre-amplifiers - channel selection (unit A44)
  - trigger pick-offs A and B
- diagram 8.32,3: trigger selection and filters (unit A40)
  - auto offset level detection circuit
- diagram 8.32.4: trigger amplifier (unit A41) - events amplifier (unit A43)
  - trigger logic (unit A42)
  - t.v. sync. separator circuit

### 8.32.2 Channels A and B pre-amplifiers

As the channel A and B are identical, only channel A is described. The unbalanced input signal from attenuator A is applied to pin 3 of the integrated circuit D5002, the signal base of a differential amplifier.

Basically D5002 (OM546) contains three identical common-base circuits responsible for the gain control (divide by 1,2 and 4), a multiplier circuit and a normal/invert, channel on/off circuit.

These circuits are controlled by the associated external networks as follows:

- Supply voltage adaption is achieved by V5003 (provides +2 V on pin 28) and V5005 (-10 V on pin 1).
- A constant current source consisting of operational amplifier N5002 and transistor V5002 is controlling the gain XI. This contact current of 4 mA is applied to pin 29.

  In channel B this current can be adjusted with R5102 (GAIN XI) to

make the gain of A and B equal)

- Normal - invert is controlled by the control signals NOA- and IVAcoming from the management unit A25 applied to pins 12 and 11:

A normal: pin 11 is 0 V, pin 12 is +5 V A invert: pin 11 is +5 V, pin 12 is 0 V

The transistors V5004 and V5007 are current sources for the normalinvert circuit, and the attenuator stages in D5002 (pin 25 and 26). These adjusted current-sources must be equal for a well-adjusted normal-invert and attenuator balance, which is achieved by comparator N5001. Transistor V5006 is also a current source for pin 27.

.

The balance potentiometers connected between the collectors of the current sources V5004 and V5007 are:

R5021: Normal-invert balance

R5022: 0,5 V/div. - 1 V/div. balance

R5023: 1 V/div. - 2 V/div. balance

R5024: 2 V/div. - 5 V/div. balance

The potentiometers are selected by 05001 controlled by signals coming from unit A25.

The VAR control and gain adjustments are connected to a multiplier stage inside D5002.

The VAR control is connected with this multiplier via transistors v5013 and v5014 to pin 7 of v5002.

Any reduction in the 4 mA current applied to pin 7 results in a gain increase in the multiplier stage.

Tr V5013 is on 65 V/day required the current is determined by the

If V5013 is on (5 V/div, position) the current is determined by the VAR control and the preset R5046.

A divide by 2.5 base signal PA 2,5 ALT on V5013 brings it into conduction and diode V5011 switches the control signal via the output of the operational amplifier W5003 to the base of V5013.

The VAR signal input range is 0...+10 V.

If VAR is rotated anti-clockwise (UNCAL) V5008 conducts to give
variable control between the calibrated positions.

In all other gain positions except 5 V/div. V5014 conducts (divided by
2.5 on its base) and diode V5012 switches the control signal via the
output N5003 to the base of V5014.

In this case preset R5046 is not active because it is in the feedback loop and only the VAR is active.

The trigger pick-off signals are fed from a balanced emitter-follower stage behind the multiplier (pins 21 and 23) to the TRIGGER SELECTOR unit A38.

This emitter-follower stage feeds a series feedback amplifier with an RC compensation network connected between pins 9 and 10 to speed up the amplification at high frequencies.

finally there are two identical common-base output circuits connected with pins 14 and 16:

output signal channel A normal output signal channel A inverted

The selected output signal is fed to the VERTICAL AMPLIFIER PROCESSOR unit A44.

## 8.32.3 The VERTICAL AMPLIFIER PROCESSOR unit A44.

On this module unit A44 the following functions are executed:

- channel selection: A, B or A and B and A+B
- shift control
- bandwidth limiter (up to 20 MHz)

Channel A and B are identical, so only A is described.

The symmetrical input signals of A and B are applied to the module pins 49 and 50 for A and 42 and 43 for B.

The input signals of A are connected to the thin-film circuit D5401 pin 5 and 6.

In D5401 the SHIFT of channel A is controlled by the signal SHA- on module pin 3.

module pin 3.

The current sources for the SHIFT control circuit are parts of N5201

and N5202 via module pins 47, 48, 1 and 4.
In D5401 also two signal pathes are present, one for Bandwidth limiter

In Dato1 also two signal patnes are present, one for bandwidth limite off via pins 16 and 17 and one for BW LIMIT on via filter C5409, R5423, R5424 (20 MHz).

These signal pathes are selected with control signal BWL---HT on module pin 8 (high when BW LINIT on) and BWL---LT on module pin 45 (low when BW LIMIT is on).

The signal pathes of channel A and B are connected with the output pins of the module A44 via respectively D5403 and D5404.

The symmetrical input signals applied to D5403 pins 4 and7 (via MW Limiter) or pins 5 and 6 are split up into two equal symmetrical output signals.

One symmetrical output is directly applied to module output pins 16 and 17 and the other is connected with the output of D5404 pins 16 and

17 (output B) In D5404 the channel B output signal (pins 14 and 15) can be connected

with the channel A output.
This is done in the 6+E mode (ADD) by the control gignals 4+E--HT (or

This is done in the A+B mode (ADD) by the control signals A+B---HT (on module pin 24) and A+B---LT (on module pin 25).

So on module pins 16 and 17 channel A or A+B is present and on module pins 21 and 22 only channel B.

These output signals are fed to the  $P^2 CCD$  unit A33 where they are digitized.

## 8.32.4 The TRIGGER SELECTOR unit A38 (A39)

On this module A38 (A39) the trigger source channel A(B) is selected and the AC-DC balance is corrected.

The module of channel A and B is identical, so only A is described. The symmetrical trigger pick-off signal is coming from the channel A preamplifier D5002 and is applied via module pins 2 and 5 to D5301 pins 2 and 9.

pins 2 and 9.
The circuitry in D5301 is symmetrical and can be balanced with potentiomter R5030 (AC-DC balance) via module pin 1.
One half of the double symmetrical output is not used and connected to the supply voltage, as switched on and off by the control signal TRSOAT

The other half can be switched on and off by the control signal TRSOAapplied to module pin 7, cowing from the management unit A25. The output signal is routed to the TRIGGER FILIER unit A40.

### 8.32.5 The TRIGGER FILTERS and TRIGGER AMPLIFIER (units A40 and A41)

#### \* TRIGGER FILTERS

The module A40 consists of an input circuit for the EXT TRIGGER signals (ETSCIN) and a trigger summation stage and a switch circuit for an HF filter.

The input circuit for the EXT TRIGGER signal is the same as for A and B signals on unit A38 and A39 only the input signal is asymmetrical applied to module pin 1 (coming from unit A31).

This asymmetrical input signal is converted into a symmetrical output signal, which can be selected with the control signal ETTR applied to module pin 3.

The input of the symmetrical summation stage consisting of V7201 and V7202 can be derived from channel A (module pins 5 and 21) channel B (module pins 6 and 22) or EXT TRIG (D7201 pins 14 and I5) whichever is selected.

The current sources for the transistors V7201/V7202 are V7003 and V7004 applied via module pins 8 and 9. Both current sources are compared with comparator N7001. The balance of the current sources for AC-DC jump correction can be adjusted with R7022 connected between the collectors of V7003 and V7004. The output of V7201/ V7202 is split up into two pathes:

 via module pins 17 and 18 to D7001 pins 5 and 6 on unit A32 for AG/DC filter selection and to input pins 5 and 6 of D7202 for HF filter selection

#### HF filter selection (D7202)

Integrated circuit D7202 selects one of the two signal pathes control by signal HFTRCOHX.

When this control signal is high the HF filter formed by C7212, R7246 and R7247 is switched into the signal path via output pins 14 and 15 (HF REJ on).

The HF REJ jump can be adjusted with R7019 via module pin 19. When sigal HFTRCOHX is low the HF filter is switched off and the full trigger bandwidth is available (see fig. 8.32.1). Via the output stage V7204/V7206, where it is combined with the trigger signals coming from D7001, the trigger signal is fed to the TRIGCER AMPLIFIER.

LF filter and DC selection (D7001)

The trigger signal from the summation amplifier V7201/V7202 is also fed to D7001 pins 5 and 6.

In D7001 three symmetrical signal paths can be selected by two control signals ACTRCOHX and DCTRCOHX applied to respectively D7001 pins 10 and 9.

In fig. 8.32.1 is indicated which filter is selected with these

control signals. When DC is selected the trigger signal is routed via the outputs D7001 pins 18 and 11, when AC is selected via D7001 pins 17 and 12 via capacitors C7002 and C7003.

The trigger signals are blocked when the control signal HFTRCOHX is high and DCTRCOHX and ACTRCOHX are low and then the outputs D7001 pins 16 and 13 are short circuited (see fig. 8.32.1).

These control signals are coming from three level adapters N7002

pins 8, 14 and 7.

These three level adapters are adapting the TTL input signal to analog values: high on the input gives +7 V on the output and low on the input gives -7 V on the output

## TRIGGER FILTERS




Fig. 8.32.1 Trigger Filters

Via the symmetrical output stage  $\nabla 7002$  the selected trigger signals are fed to module A40 pins 14 and 15.

On unit A40 they are recombined with the signals coming from D7202 pins 16 and 17.

The current sources for the output stage V7204/V7206 are V7007 and V7008.

They are compared by comparator N7001 and can be balanced by potentiometer R7036 (in AUTO trigger mode).

The slider of the AUTO-DC jump potentiometer R7036 is connected with the -14 V via transistor V7011, which on its turn is controlled by signal AULV which is high in AUTO trigger mode.

The selected triggersignal range is fed to the TRIGGER AMPLIFIER unit A41 via V7204/V7206.

#### \* TRIGGER AMPLIFIER unit A41

The symmetrical trigger signals are applied to module pins 4 and 12 and fed to D7251 pins 2 and 9.

The trigger signals are picked off via D7251 pins 1 and 10 and fed to the AUTO OFFRET LEVEL DETECTION circuit D7002 and accosisted circuitry.

The output signal of this circuit is fed back to the input of the TRIGGER AMPLIER D7251 pins 5 and 6 (module A41 pins 7 and 9) for AUTO LEVEL control.

The dc levels coming from the AUTO OFFSET LEVEL CONTROL circuit are controlling the level of the input trigger signal applied to D7251. In D7251 the trigger slope can be selected by means of control signal TRSP. The output signal can be routed via output D7251 pins 16 and 17 (negative slope; TRSP--LX is low) or 14 and 15 (positive slope; TRSP--LX is high) to the inputs of the dual trigger circuits. The current triggersignals are applied to the bases of transistorpairs D7252 and D7253.

On the bases of these transistors also DC levels are applied coming from the dual transistor V7034.

The positive level is applied to D7252 and the negative level to  ${\tt D7253}$ .

In this way both levels are determined in dual trigger mode. The positive and negative levels are both activated by control signal TRDUMO applied to the base of V7038 which activates current source V7037.

This current source drives the dual transistor V7034.

One base of the double transistor V7034 is connected to the positive input of comparator N7003 via a voltage divider network with potentiometer R7116 which determines the trigger gap between positive and negative triggering.

The other base of V7034 is connected with the output of comparator N7003 via which the level in dual trigger mode is determined. Transistors V7251 and V7252 together with V7253 convert the symmetrical positive slope trigger signal into an asymmetrical voltage signal which is fed to the TRIGGER LOGIC via module pin 24. The same is done for the other half of the circuitry by V7257/V7258 and V7259 via module pin 18.

The trigger signal used for the TV SYNC SEPARATOR is derived from V7252 via V7254 and is routed to this circuit via module pin 22.

## 8.32.6 The Auto Offset Level Detection circuit.

In this circuit the peak-peak detection for the level range and the auto offset detection is done.

The input trigger signal for this circuit is derived from the TRIGGER AMPLIFIER unit A41.

The current sources V7018 and V7019 feed the input stage V7012/V7013. To make the current sources V7018 and V7019 equal a comparator N7001 is present inbetween.

Integrated circuit D7002 (OQ 0128) is a peak detector circuit which detects, if AUTO TRIG is selected, the amplitude of the trigger

detects, if AUTO TRIG is selected, the amplitude of the trigger signal. If AC or DC triggering is selected (AUTO off) the peak-peak detection is not used and the level range is not determined by the peak-peak

is not used and the level range is not determined by the peak-peak value of the trigger signal.
Only the control signal TRLV (trigger level) applied to D7002 pin 1,
Compare from the LYUEL control was the management unit A05 is

Only the control signal TRLV (trigger level) applied to D/002 pin 1 coming from the LEVEL control via the management unit A25 is determining the dc level of the trigger signal.

The trigger signal is shifted by control signal TKLV on D7002-1: a control range of 0 V...5 V gives a level shift range of -10...+10 div. (full level range).

If AUTO triggering is selected the control signal AULV applied to D7002 pin 13 is high and the peak-peak detector is active. The dc level of the trigger signal is now determined by the control signal TRLV and the peak-peak value of the trigger signal. The AUTO TRIGGER LEVEL can be adjusted with R7044 via D7002 pin 5. If AUTO OFFSET is active, the control signal AULV is high and TRLV is

fixed on +2,5 V.

The dc level of the trigger signal is now only determined by its own

dc component.
This dc component is fed via comparator N7003 pin 7 and 8 to the management unit A25 as control signal AOLD (Auto Offset Level

The level of AOLD can be adjusted with R7052

Detection).

The uP reads this signal AOLD and adapts the dc offset in the attenuator.

After that, the signal AOLD is read again and the dc offset is corrected again etc.. up to the moment that AOLD has a correct value. Repeating the correction sequence is necessary because the range of the ADC is  $\pm 10$  div. and the offset range on screen is  $\pm 100$  div. If the auto d.c. offset is correct, the signal AULV will become low again and TRLV stays on 2,5 V level.

In AUTO OFFSET mode, the SHIFT is set to the middle of the screen (0 V). The minimum reaction time of the 0Q 0128 circuit (D7002) is 0,1 sec., so the AUTO OFFSET will not function correctly for signals with a lower repetition time.

The dc shifted trigger signals are fed to the symmetrical output stage V7023/V7024 where the TRICGER SYMmetry can be adjusted with R7129 which is connected between the collectors of V7023/V7024.

The slider of R7129 is controlled by the signals OSTRDU and AULV via inverter N7003 and V7039.

If in AUTO, AUTO OFFSET and DUAL TRIGGER mode these signals are high, the low output D7003-14 will switch on V7039 to supply the slider of R7129.

Via dual transistor V7026 the symmetrical output is fed to the TRIGGER AMPLIFIER unit A44 for level control.

In this stage the symmetry can be adjusted with R7084. The current sources for V7026 are V7021 and V7022 and they are compared by comparator N7001.

### 8.32.7 The EVENTS AMPLIFIER unit A43 and TRIGGER LOGIC unit A42

## \* EVENTS AMPLIFIER unit A43

On this module the EVENTS signals coming from the EVENTS/EXT CLOCK input via A31 are converted into symmetrical signals to control the slope, the trigger symmetry and the trigger gap. The output is a asymmetrical signal which is fed to the TRIGGER LOGIC unit A42 (module pin 1).

The integrated circuit D7401 makes the slope selection possible controlled by the signal TREVSP applied to module pin 3. If TREVSP is high the signal path via D7401-pin 14 and 15 is open and if TREVSP is low the signal are routed via D7401 pins 16 and 17. In this way the symmetrical signal can be inverted.

This selected signal is applied to the symmetrical amplifier consisting of four transistors in one housing D7402. The input currents applied to the bases of D7402 pins 4 and 15 are

The input currents applied to the bases of D7402 pins 4 and 15 are in antiphase and are applied to the output via transistor V7401 and V7402 to the asymmetrical output. The function of V7401 and V7402 is to adapt the output level.

The currents coming out of the collectors of V7401 and V7402 are fed to the circuit V7403/V7404 and are substracted in this circuit. The result is that the common current components are eliminated and only the current variations (signal) are fed to the output module pin 8.

On output module pin 8 a resistor divider network adjustable with R7159 is present. The function of this R7159 is to adjust the voltage output level of the EVENTS signals. This voltage EVENTS signal is fed to pin l of A42.

### \* TRIGGER LOGIC unit A42

This unit consists of logic circuits and Schmitt-trigger circuits to control the various trigger modes.

control the various trigger modes.
The symmetrical input trigger signals coming from the TRIGGER
AMPLIFIER A41 are applied to module pins 15 and 3.
The control signals TRTVMO (pin 7) and TRDUMO (pin 6) are selecting
the trigger signals for respectively the TV mode and the DUAL
TRIGGER mode.

The TV sync. trigger is applied to module pin 17.

The EVENTS signals coming from the EVENTS AMPLIFIER unit A43 are applied to module pin  $1. \,$ 

These EVENTS signals are fed via a Schmitt trigger circuit D7351 pins 23-24-11-12 to output module pin 13.

The signal EVSG-HE is routed to the EVENTS COUNTER on the CCD LOGIC unit A26.

The selectable trigger modes are now separately described.

## Normal trigger mode: (see also fig. 8.32.2)

The input conditions: - TETVMO module pin 7 is high - TRDUMO module pin 6 is low

The input signal applied to module pin 3 is routed via Schmitt-trigger D7351 pins 3 and 6 to EX-OR port D7352 pin 18. Input D7352 pin 17 is high in this mode (via EX-OR D7352 pin 6). The output D7352 pin 16 is as indicated in fig. 8.32.2 (the inverted signal of input pin 18). If the level is changed (right part of fig. 8.32.2) the pulse width of TRSG will be influenced. This output signal TRSG is fed via module pin 9 to unit A49 (pin 2) for aliasing detection.

## Dual trigger mode: (see also fig. 8.32.2)

The input conditions: - TRTVMO module pin 7 is high - TRDUMO module pin 6 is high

Output D7352 pin 4 is low, so the input signal applied to the Schmitttrigger D7351-3-6 is active on input 18 of D7352. Output D7352 pin 6 is also low, so the input signal applied to the Schmitt-trigger D7351-17-16 that is routed via the delay line (between module pins 11 and 14) is active on input 17 of D7352 (EX-OR). If both inputs are low or high the output pin 16 will be low. Because of the delay of 3,5 ns the pulses applied to D7352-17 are shifted in time with respect to the pulses on D7352-18. The minimum shift is 3,5 as. This minimum delay is necessary to compensate propagation delays. The result is an output signal TRSG on D7352 pin 16 that is routed via module pin 9 to unit A49 module pin 2. If the LEVEL in dual mode is turned the signal will be vertically shifted as given in the right part of fig. 8.32.2. This vertical shift results in another pulse width of the signal TRSG. This results in other trigger level points on the signal.




Fig. 8.32.2 Trigger logic levels

## TV trigger mode:

The input conditions: - TRTVMO module pin 7 is low - TRDUMO module pin 6 is low

In this mode the signals applied to the inputs 18 and 17 of EX-OR port D7352 are blocked, because both inputs are constantly high. This makes output D7352 pin 16 low.

The TV sync. trigger pulse (coming from the TV sync. separator via

The TV sync. trigger pulse (coming from the TV sync. separator vis module pin 17) are routed to module pin 9 (as TRSG) via Schmitt-trigger D7351-19-14.

## 8.32.8 The TV sync. separator circuit

This circuit consists of V7027...V7032 and D7003. The input signal is derived from the TRIGGER AMPLIFIER unit A41 (module pin 22).

The trigger signal is applied via a video clipper circuit consisting of V7028/V7029 to two re-triggerable monostable one-shots in series (D7003).

These two monostable one-shots have different pulse times determined by the RC networks on pins 14 and 15 and pins 6 and 7. The output of the first one-shot (pin 4) is applied to the clock input of D-flip flop D7004 pin 11.

This flip-flop is enabled by the TV signal.

At the output pin 9 of D7004 a 50 Hz field pulse is available. To obtain frame pulses the inverting output D7004 pin 8 is applied to the clock input D7004 pin 3.

At the D input D7004 pin 2 the output of the second one-shot is applied,

The frame pulses now appear at the output D7004 pin 5.

The frame and field pulses are combined in the output stage V7031/V7032.


The combined field and frame pulses are fed as TV trigger pulses to the TRIGGER LOGIC unit A42 module pin 17.


To inhibit the TV trigger signals in other modes then TV mode the control signal TRTVMO is applied to the set inputs of the D-flip-flops D7004.

In TV mode this control signal is low.

8.32.9 Signal name list unit A32 (including units A38...A43)

Signal name	Description	Signal source	Signal destination(s)
ACTRCO	AC trigger coupling	A25	_
ACTROOHX	AC trigger coupling	A32	A32
AOLD	Auto offset level	-	-
	detection	A32	A25
AULV	Auto level	A25	-
A+BHT	Add-mode	A25	-
A+BLT	Add-mode	A25	-
BWLHT	Bandwidth limiter	A25	· -
BWLLT	Bandwidth limiter	A25	<del>-</del> ,
DCTRCO	DC trigger coupling	A25	-
DCTRCOHX	DC trigger coupling	A32	A32
ETTR ETSGIN	External triggering External trigger signal	A25	-
	in	A31	-
EVSGIN	Events signal input	A3I	-
EVSGHE	Events signal	A32	A26
HFTRCO	HF trigger control	A25	-
HFTRCOHX	HF trigger control	A32	A32
IVA	Invert A	A25	-
IVB	Invert B	A25	-
NOA-	Normal A	A25	-
NOB-	Normal B	A25	-
OSTRDU	Offset dual triggering	A32	A32
PA/lA	Pre-amplifier /l A	A25	-
PA/1B	Pre-amplifier /1 B	A25	-
PA/2A	Pre-amplifier /2 A	A25	-
PA/2B	Pre-amplifier /2 B	A25	_
PA2,5AHT	Pre-amplifier x 2,5 A	A25	••
PA2,5BHT	Pre-amplifier x 2,5 B	A25	_
PA2,5ALT	Pre-amplifier x 2,5 A	A25	-
PA2,5BLT	Pre-amplifier x 2,5 B	A25	-
PA/4A	Pre-amplifier x 4 A	A25	-
PA/4B	Pre-amplifier x 4 B	A25	-
SHA	Shift A	A25	-
SHB	Shift B	A25	_
SWINAN	Signal switch input A N		A33
SWINAP	Signal switch input A P	.A32	A33
SWINBN	Signal switch input B N	A32	A33
SWINBP	Signal switch input B P	A32	A33
TRDULV	Trigger dual level	A25	**
TRDUMO	Trigger dual mode	A25	_
TREVSP	Trigger events slope	A25	***
TRLV	Trigger level	A25	_
TRSG	Trigger signal	A32	A26-A49
TRSOA	Trigger source A	A25	ALU A+7
TRSOB	Trigger source B	A25	_
TRSP	Trigger slope	A25	-
TRSPLX	Trigger slope	A25	A32
TRTVMO	Trigger TV mode	A25	AJ4 .
VGA	Variable gain A	A25	_
VGB	Variable gain A Variable gain B	A25 A25	_














Figure 8.32.3 Unit A32 - VERTICAL SIGNAL - p.c.b. lay-out.






















MAT2570 870123


Ŀ

E





5






Figure 8.32.5 Unit A32 - VERTICAL SIGNAL - circuit diagram.








Figure 8.32.6 Unit A32 - VERTICAL SIGNAL - circuit diagram.












Figure 8.32.7 Unit A32 - VERTICAL SIGNAL - circuit diagram.

# UNIT A33 - P2CCD UNIT



## CONTENTS

8.33.1	General information	8.33-1
8.33.2	The P <sup>2</sup> CCD description	8.33-2
8.33.3	Operation of the modes	8.33-5
8.33.4	Signal switch circuit diagram	8.33-22
8.33.5	P <sup>2</sup> CCD circuit description	8.33-23
8.33.6	P <sup>2</sup> CCD output circuit description	8.33-25
8 33 7	Signal name list	8.33-27

#### 8.33.1 GENERAL INFORMATION

In this section the mini CCD units A46 and A47 are also described. The  $\rm P^2$  CCD unit is connected between the outputs of the Vertical Signal unit A32 and the ADC unit All.

The circuits are divided over 4 diagrams:


- diagram 8.33.15 signal switch and  $P^2_{\rm CCD}$  of channel A diagram 8.33.16 signal switch and  $P^2_{\rm CCD}$  of channel B diagram 8.33.17  $P^2_{\rm CCD}$  output circuits

- diagram 8.33.18 Power distribution

## 8.33.2 The P2CCD description

The  $P^2CCD$ 's can be found on the MINI CCD UNITS A46 and A47 which are mounted on unit A33.

The P<sup>2</sup>CCD (Profiled Peristaltic Charge Coupled Device), which is basically an analogue shift register, consists of an ODD-side and an EVEN side. Each side consists of a sample gate, 256 stages through which the samples can be shifted and an output gate (see figure 8,33,1).



MAT 2506 861205


Figure 8.33.1 Schematic diagram of a P2CCD circuit.

The clock signals of the ODD and the EVEN side are always in antiphase (see figure 8.33.2 and 8.33.3).

On the rising edge of the sample clock a sample of the input signal is taken.

On the falling edge of the sample clock this sample is shifted to the first stage. On the falling edge of the transport clock all the sample is the stages are shifted (transported) one stage and the last sample is transported to the output stage. Before the latter happens, the gate resgt signal has to be removed.

Behind the P<sup>\*</sup>CCD there is a circuit that takes over the samples, after which the gate reset is applied again. This circuit, which consists of a Clamp, Integrate and Hold part, is called CIR circuit. In a number of modes, of which an overview is given in chapter 8.33.2, the sample clock and the transport clock have the same frequency, but are in anti phase. In this case the sampling and transport sequence and the contents of the P<sup>\*</sup>CCD can be summarised as below.



000	\$5	11 5	509 S5	07		S7	,	5!	5	9	3	Ş	i1	
EVEN		S510	S508	S506			5	6	5	4	5	2	50	
					S=SAMP_E								MAT250 851212	

Figure 8.33.2 Sample and transport sequence I.

NOTE: The needles do not represent signals, but are moments on which a sample is taken and other samples are transported.

In some other modes the sample clock frequency is the half of the transport clock frequency. This means that transports take place, while there have no samples been taken. In this way dummy samples are created between real samples. These dummy samples reduce cross talk between real samples which is required in some modes.

The sampling and transport sequence and the contents of the P<sup>2</sup>CCD are summarised below.




Figure 8.33.3 Sample and transport sequence II.

NOTE: The dummy samples, which are marked with an X, don't come out the output gate, because the reset signal is active then.

During the transport, the level of the samples changes, due to leakage. This leakage depends upon the time the sample is in the  $P^*CCD$ . Of course this leakage has to be compensated. Generally this is done by taking a sample of a zero voltage level and transport it with the same speed as the original sample. As it comes out the  $P^2CCD$  its level is only determined by leakage. By substracting this level from the level of the original sample with leakage, the leakage is eliminated.

# 8.33.3 Operation of the modes

Below an overview can be found of the various modes in which the oscilloscope can operate.

	MODE				Samples/channel				
Time base	Norma	1	MIN /	MAX	Norm	al	MIN / MAX		
Range	SINGLE	DUAL	SINGLE	DUAL	SINGLE	DUAL	SINGLE	DUAL	
360s/div- 50ms/div	ROLL	ROLL	ROLL	ROLL	4K	2K	4K	2K	
5s/div- 2ms/div	DIRECT	DIRECT	DIRECT	DIRECT	4K	2K	4K	2K	
lms/div			DIRECT SPECIAL	DIRECT SPECIAL			4K	2K	
0,5ms/div	DIRECT SPECIAL	DIRECT SPECIAL	DIRECT SPECIAL	DIRECT SPECIAL	0,5K 4K *	0,5K 2K ×	0,5K	0,5K	
0,2ms/div- 5us/div	P <sup>2</sup> CCD-	P <sup>2</sup> CCD-	P <sup>2</sup> CCD- mode	P <sup>2</sup> CCD- mode	0,5K	0,5K	0,5K	0,5K	
2us/div- 200ns/div	mode	mode			4K *	2K *			
100ns/div- 5ns/div	RS- ** mode	RS- ** mode			0,5K	0,5K			

<sup>\*</sup> Maximum Resolution

The sample clock frequency and the transport clock frequency are the same in the following modes:

<sup>\*\*</sup> Repetitive only

<sup>-</sup> ROLL, DIRECT } Only Single channel, MIN / MAX off - DIRECT SPECIAL} Only normal - All P<sup>2</sup>CCD modes, MIN / MAX off or on

Figure 8.33.4 shows a block diagram of unit A33. Signals from channels A and B from the vertical signal unit (A32) go via the signal switch to the P^CCD's. The signal switch gives various switching possibilities (e.g. signals through peak detectors) for the input signals for the P^CCD's. Behind the P^CCD's the already mentioned CIH circuits can be found. The output signals go directly to the P^CCD channels switch apd to a substraction stage. The substracted signal also goes to the P^CCD channel switch.




Figure 8.33.4 Block diagram of unit A33.

In all modes, the signal processing is exactly the same in both channels and happens synchronously until the PFCCD switch. The PFCCD switch applies the samples of both channels or one channel in the right sequence to the T&H circuit and the ADC, which can be found on unit All.

Next all modes are discussed, illustrated with block diagrams with the signal switches in the correct position and with the schematic representation of the contents of a P<sup>2</sup>CCD.

# 8,33.3.1 ROLL + DIRECT + DIRECT SPECIAL mode (360 s/div ....500 us/div) Single channel

In these modes samples are continuously taken with a rate of 400 kHz by the Odd side of the P<sup>2</sup>CCD (see figure 8.33.5) and transported to the CIN circuit, where they can be held for a certain time. On the Even side samples of a zero voltage level are taken and transported to the CIH circuit. Signals on the Odd and Even side are substracted in the differential stage to perform analogue leakage correction of the P<sup>2</sup>CCD circuit. Next, the corrected samples are selected by the P2CCD channel switch and applied to the T&H and ADC. Every 2,5 microsecond a sample is converted. The digital processing unit (DPU, unit A9) determines which samples are placed on which address in register RØ, depending on the selected time base setting and trigger delay. In the 1 ms/div time base setting, all samples are placed in register RØ, which is 4096 converted samples wide. In the DIRECT SPECIAL mode (500 us/div) 512 samples are taken. The samples are placed in addresses Ø. 8. 16, 24, etc of register RØ. The remaining addresses are filled with samples, which are calculated by the DPU by means of interpolation.





Figure 8.33.5 ROLL + DIRECT + DIRECT SPECIAL mode Single channel.

# 8.33.3.2 ROLL, DIRECT and DIRECT SPECIAL mode (360 s/div ... 500 us/div) Dual channel

Each channel works in the same way as described in the single channel mode (see figure 8.33.6). In both channels the samples are taken at exactly the same moments. Register R $\emptyset$  is now 2048 samples wide for each channel. The sample clock frequency (200 kHz) is the half of the transport frequency (400 kHz). So the real sample output rate of each P^2CCD is 200 kHz, which enables the P^2CCD switch to apply in an alternating way the samples of both channels to the T&H and ADC. The dummy samples are ignored. In the DIRECT SPECIAL mode (500 us/div) 512 samples are taken at each channel. They are placed in addresses  $\emptyset$ , 4, 8, 12, etc of register R $\emptyset$ . The remaining addresses are filled with samples, which are calculated by the DPU by means of interpolation.





MAT 2511 670109

Figure 8.33.6 ROLL + DIRECT + DIRECT SPECIAL mode
Dual channel.

8.33.3.3 P<sup>2</sup>CCD mode (200 us/div ... - 200 ns/div)
Single + Dual channel (see figure 8.33.8)

In these modes the time conversion principle is used.

Samples are taken and transported with a rate of 250 kHz to 250 MHz. depending on the selected time base setting (0.2 msec/div to 200 nsec/div.). After a trigger, the sampling and transporting is stopped after a while. The moment depends on the selected trigger delay. The P2CCD contains 512 samples, which are now transported with a low transport clock frequency of 100 kHz to the P2CCD channel So every 2.5 microsecond a sample comes out of one of the P2CCD's. The P2CCD channel switch alternates in Dual channel between AOdd. BOdd, AEven and BEven to apply the samples to the T&H and ADC, where they are converted (see figure 8.33.7). In Single channel, the P2CCD switch alternates between AOdd and AEven or BOdd and BEven, depending on the selected input channel. Now every sample is converted twice. The DPU "throws away" one of every two converted samples. After all samples are converted, a new sweep of samples is taken with high sample and transport frequency and converted with the low

After all samples are converted, a new sweep of samples is taken with high sample and transport frequency and converted with the low transport frequency. This time the samples are taken of a zero voltage level (see dashed signal switch position in figure 8.33.8). Afterwards the DPU substracts these zero voltage samples from the corresponding signal samples to perform digital leakage correction.

The samples are placed at addressess in Register RØ in the same way

The samples are placed at addressess in Register RØ in the same wa as in the DIRECT SPECIAL mode.

On the screen 500 samples are displayed over 10 divisions, this is 50 samples/div. So in the time base setting 200 naec/div every 4 nsec a sample is taken. This means a sample frequency of 250 Msamples/s, which is the maximum sample rate. In case of a negative trigger delay (pretrigger) the  $P^2 CCD$ 's serve as a pretriger memory.

Я




Figure 8.33.7 P<sup>2</sup>CCD mode Single + Dual channel.

#### 8.33.3.4 MAXIMUM RESOLUTION mode (500 us/div...200 ns/div) Single + Dual channel

In this mode every sweep 512 samples are taken in Single channel mode and 2 x 512 samples in Dual channel mode. The delta-t circuit on the clock unit (A34) measures the time between the trigger moment and the moment the first sample is taken. This is used to determine on which address between the first and the eight's (4096/512) address the first sample has to be placed.

MAT2512

The next sample is placed B addresses higher and so on.

In Dual channel mode the delta-t information is used to determine on which address between the first and the fourth (2048/512) address the first sample has to be placed.

The next sample is placed 4 addresses higher and so on.

The remaining addresses are filled with samples, which are calculated by the DPU by means of interpolation.

When a new sweep of 512 samples is taken after a trigger, it is placed in the register RØ on the addresses which are determined by the value given by the delta-t circuit. So the calculated samples are replaced by real samples.

In this way, a high resolution display with low jitter is realised. When SINGLE SCAN is selected the acquistion stops as soon as all interpolated samples are replaced by real samples.

#### 8.33.3.5 ROLL + DIRECT mode (360 s/div ... 2 ms/div) Single + Dual channel, MIN / MAX

In these modes the signals from the channel switch are applied to the peak detectors, called resp. MAX peak detector and MIN peak detector (see figure 8.33.8).

The Odd side of the  ${
m F}^2{
m CCD}$  takes samples alternatively from the MAX and the MIN peak detector (see signal switch positions I and 2). Because the sample frequency is the half of the clock frequency dummy samples are placed between the MIN and MAX samples, to achieve less cross talk between the samples.

When a sample has been taken the concerning peak detector is reset with a pulse of 20 usec. length, which comes from the CCD logic unit (A26).

The Even side of the  $P^2$ CCD takes samples of a zero voltage level, which are substracted from the Odd side samples in the differential stage behind the CIH circuits to achieve analogue leakage correction. Next the corrected samples are selected by the  $P^2$ CCD channel swith and applied to the  $T^2$ H and DAC.

In Single channel the  $P^2CCD$  switch remains in position A or B, depending on the selected input channel. Now every sample is converted twice, of which the DPU ignores one.




Figure 8.33.8 ROLL + DIRECT mode
Single + Dual channel, MIN / MAX.

The DPU determines which samples are placed on which address in register RØ, depending on time base settings, etc (see also ROLL + DIRECT mode, Single channel)
In the 2 ms/div time base setting in Single channel mode, all the real samples (4096/sweep) are converted.
At lower time base settings there are more samples converted as needed for placing in register RØ. Now the DPU dtermines for each series of MAX samples which one is the biggest. This sample is placed in register RØ.
The same is done for the MIN samples, but now the smallest one is placed in the register RØ.

### 8.33.3,6 DIRECT SPECIAL mode (1 ms/div and 500 us/div) Single + Dual channel MIN / MAX

The signals from the channel switch are applied to the peak detectors. The Odd side of the P2CCD takes continuously samples of the MIN peak detector, the even side takes samples of the MAX peak detector. Because the sample clock frequency (200 kHz) is the half of the transport clock frequency (400 kHz) dummy samples are placed between the MIN samples resp. the MAX samples (see figure 8.33.9). In the 1 msec/div time base setting in Single channel mode, 4096 samples are converted after a trigger, 2048 from the MIN peak detector and 2048 from the MAX peak detector. The P2CCD switch alternates between AO and AE, thereby ignoring the dummy samples. Afterwards a sweep of 2x2048 samples of a zero voltage level is taken (see dashed line in figure 8.33.9) and converted to perform digital leakage correction in the DPU. In Dual channel mode, 2048 samples (1024 on each P<sup>2</sup>CCD side) are taken at each sweep (total 4096 samples), followed by zero sweep. The PZCCD switch alternates between AO, BO, AE and BE. In the 500 usec/div time base setting 512 samples on each channel (256 MIN samples and 256 MAX samples) are taken, followed by 2x256 zero voltage samples on each channel, The DPU performs the digital leakage correction.





Figure 8.33.9 DIRECT SPECIAL mode
Single + Dual channel, MIN / MAX.

# 8.33.3.7 P<sup>2</sup>CCD mode (200 us/div - 5 us/div) Single + Dual channel, MIN / MAX

The signals from the channel switch are applied to the peak detectors. The  $P^2\text{CCD's}$  stake samples from their outputs (see figure 8,33.10). Further on, this mode works exactly equivalent as the  $P^2\text{CCD}$  mode with MIN / MAX off (time conversion principle). In the time base setting 5 usec/div the sweep length is 50 usec. A sweep consists of 250 MAX and 250 HIN samples over 10 divisions on the screen. So the distance between 2 MAX samples is 50/250=0.2 usec = 200 nsec. The reset time of the peak detectors is 20 nsec, in which the peak detectors don't watch the input signal. So there is a "blind time" ratio of 10%. In faster time base settings, the "blind time" ratio increases, so using MIN / MAX is not allowed.



ODD	MAX <sub>255</sub> MAX <sub>254</sub>	MAX <sub>253</sub>			_	М	AX <sub>3</sub>	MA	X <sub>2</sub>	MA)	X <sub>1</sub>	MAXO	1
EVEN	MIN <sub>255</sub> MIN	254 MIN <sub>253</sub>	<u>i                                     </u>	 			MIN	13	MIM	12	MIN <sub>1</sub>	М	N <sub>O</sub>

Figure 8-33.10 F2GCD mode Single + Dual channel, MIN / MAX.

# 8.33.3.8 RANDOM SAMPLING mode (100 ns/div ... 5 ns/div) Single + Dual channel

different addresses are in register RØ.

In RANDOM SAMPLING mode samples are continously taken by the Even side of the P<sup>2</sup>CCD with a rate of 50 MHz, so every 20 nsec. The transport frequency is 100 MHz, so between the samples there are dummy samples to reduce crosstalk between the samples (see figure 8.33.11). The number of samples, which are required for one sweep, depends on the time base setting. In 100 ns/div setting, a sweep has a length of 1000 nsec. The required number of samples is then 1000/20=50 samples. In 5 ns/div setting, the sweep length is 50 nsec, which means that there are 50/20=2,5 dots required. Depending on the delta-t measurement result, 2 or 3 samples are needed. In this case there are always 3 samples taken. If the third sample is not needed, it is not used later by the DPU. After a trigger, the sampling and transporting continues until the desired samples are just before the output gate in the PCCD. Now the transport frequency changes over to 400 kHz and te samples are transported via the P2CCD channel switch to the ADC. In Single channel mode this switch is switched to the desired input channel (AEven or BEven). In Dual channel this switch alternates between AEven and BEven. thereby ignoring the dummy samples (see figure 8.33.11). When the samples are converted, a sweep of samples of zero voltage level is taken (see dashed position of signal switch in figure 8.33.11) and converted to perform digital leakage correction. The Odd side of the P<sup>2</sup>CCD's is not used in this mode.

In case of a negative trigger delay (pretrigger) the P<sup>2</sup>CCD's serve as a pretrigger memory. In Single channel mode, the addresses Ø, 8, 16, 24, etc of register RØ, are used for samples. When the 512 different addresses are filled with samples a picture is complete. The remaining addresses are filled with interpolated samples. In Dual channel mode the addresses Ø, 4, 8, 12, etc of register RØ are used: In SINGLE SCAN mode, the acquisition stops as soon as 512 samples at




Figure 8.33.11

s/div ... 5 ns/div)

ples are continously taken by the Even side : 50 MHz, so every 20 nsec. The transport tween the samples there are dummy samples the samples (see figure 8,33,11). h are required for one sweep, depends on

h are required for one sweep, depends on weep has a length of 1000 usec. The required

000/20=50 samples. weep length is 50 nsec, which means that guired.

asurement result, 2 or 3 samples are are always 3 samples taken. If the third not used later by the DPU.

ng and transporting continues until the fore the output gate in the  $P^2CCD$ , changes over to 400 kHz and te samples are hannel switch to the ADC.


switch is switched to the desired input

i atternates between AEven and BEven, samples (see figure 8.33.11). ted, a sweep of samples of zero voltage position of signal switch in figure erform digital leakage correction. . is not used in this mode. cer delay (pretrigger) the PCCD's serve.

addresses Ø, 8, 16, 24, etc of register en the 512 different addresses are filled omplete. The remaining addresses are filled

dresses  $\emptyset$ , 4, 8, 12, etc of register  $R\emptyset$ 

quisition stops as soon as 512 samples at register RØ.



670109

Figure 8.33.11 RANDOM SAMPLING mode Single + Dual channel.

8.33.4	Signal	switch	circuit	description	

Since channel A and B are identical The symmetrical signals from the visutnar) go via V7502 and V7503 to D7501, D5707, D5708, D5706 and assisted circuitry around transistors V

circuit for the DC level when ADD 1 is activated by the A+B--2HT signa microprocessor via the management The signal switch can guide the in-(D7502, pin 10) and the MIN PEAK d signals of the peak detectors (pin (D7507 and D7508 pin 3+4). The IC' to D7501 and D7506 (pins 19+20; sw They can also switch a zero voltage or D7507 (pin 18, an asymmetrical Each peak detector has it's own re by the reset pulses (RSMXPD and RS: unit A49. The output currents of t D7506 pin 22) go to the Odd (CDINA P2CCD. The signal switch is controlled by which are generated in the status (zero channel), CHMMPT (channel mi (peak detector switch). ZECH indicates if a zero voltage s DIRECT SPECIAL mode (1 = zero volt CHMMPT indicates which peak detect the PZCCD output logic. (0 = MAX peak detector, 1 = MIN pe Below the truth table for the other

Time base setting 0 1 2 ST1 S Normal >= 0.5 ms/div Normal >= 0.2 ms/div 0 0 MIN / MAX >= 2 ms/div 0 0 MIN / MAX <= 1 ms/div Note: z = ZECH -z = not ZECH c = CHMMPT -c = not CHMMPT

The circuit has the following adju

R7566

R7584

The circuit has the following adju

Description Channel A

JUMP A-ADD R6712

H.F. RESP. R7512

H.F. RESP. D7513

OFFSET MIN/MAX P R7583
GAIN MAX D R7592
GAIN MIN II R7603
GAIN MIN/MAX P R7606

OFFSET MAX D

OFFSET MIN D

#### 8.33.4 Signal switch circuit description

Since channel A and B are identical, only channel A is described The symmetrical signals from the vertical signal unit A32 (SWINAN and SWINAP) go via V7502 and V7503 to the SIGNAL SWITCH, consisting of D7501, D5707, D5708, D5706 and associated components. The circuitry around transistors V7556 and V7501 is a compensation circuit for the DC level when ADD mode is switched on. This circuit is activated by the A+B--2HT signal, which comes from the microprocessor via the management unit (A25). The signal switch can guide the input signals to the MAX PEAK detector (D7502, pin 10) and the MIN PEAK detector (D7504, pin 10). The output signals of the peak detectors (pin 2) go back to the signal switch (D7507 and D7508 pin 3+4). The IC's D7507 and D7508 switch the signals to D7501 and D7506 (pins 19+20; symmetrical signal). They can also switch a zero voltage level to pin 19 of the IC's D7501 or D7507 (pin 18, an asymmetrical signal) for the zero voltage sweeps. Each peak detector has it's own reset circuitry, which is controlled by the reset pulses (RSMXPD and RSMNPB) coming from the mini CCD logic unit A49. The output currents of the signal switch (D7501 pin 22 and D7506 pin 22) go to the Odd (CDINAO) and the Even (CDINAE) side of the P<sup>2</sup>CCD. The signal switch is controlled by 10 status signals (ST1...ST10). which are generated in the status logic. They are derived from ZECH (zero channel), CHMMPT (channel min/max pointer) and PDSW0...PDSW2 (peak detector switch).

ZECH indicates if a zero voltage sweep is made in a P2CCD mode or DIRECT SPECIAL mode (1 = zero voltage sweep).

CHMMPT indicates which peak detector is selected. It is generated in the P2CCD output logic.

(0 = MAX peak detector, 1 = MIN peak detector).

Below the truth table for the other signals can be found.

		PDS	W										
Time base setting	0	1	2	ST1	ST2	ST3	ST4	ST5	ST6	ST7	ST8	ST9	STIC
Normal >= 0.5 ms/div	0	1	0	1	0	0	х	x	x	x	×	x	x
Normal >= 0.2 ms/div	0	0	0	-z	-z	0	x	x	×	x	×	x	x
MIN / MAX >= 2 ms/div	1	1	0	0	1	-c	c	0	0	-c	0	1	1
MIN / MAX <= 1 ms/div	1	1	Ω	n	n	1		Ω			_	1	0

Note: z = ZECH -z .= not ZECH c = CHMMPT

-c = not CHMMPT

The circuit has the following adjustments.

Description	Channel A	Channel B
JUMP A-ADD	R6712	
H.F. RESP.	R7512	R7712
H.F. RESP.	D7513	R7713
OFFSET MAX D	R7566	R7766
OFFSET MIN D	R7584	R7784
OFFSET MIN/MAX P	R7583	R7783
GAIN MAX D	R7592	R7792
GAIN MIN D	R7603	R7803
GAIN MIN/MAX P	R7606	R7806

# 8.33.5 P2CCD circuit description

The  $P^2$ CCD can be found on the MINI CCD UNITS A46 (channel A) and A47 (channel B). These mini units will be called modules.

WARNING: The P<sup>2</sup>CCD is a MOS device, which is highly sensitive for electrostatic discharges. It is not possible to replace it without causing damage, due to electrostatic discharges.

Since channel A and B are identical and of each channel the Even and the Odd side are identical, only channel A Odd side will be described.

The analogue input current from the signal switch (CDINAO) is led via a common base circuit, consisting of transistors V8002, V8003 and associated components, to the G20 input (Gate 2 Odd) of the P-CCD.

The sample clock (SCODA-LE), which comes from the CCD logic on unit A26, is led via a sample clock driver, transistor V7914 and associated components, and module pin 8 to the following inputs of the P<sup>+</sup>CCD:

- INO Input Odd
- G30 Gate 3 Odd
- G40 Gate 4 Odd

The circuitry around transistor V8001 is a current source, which gives a fixed current through resistor R8004.

This results in a constant voltage difference between the G30 and G40 inputs.


The circuitry around opemp N7911 and transistor V7919 is a very stable current source, which gives an adjustable current R7939, BIAS CHARGE) through resistor R8003. So the voltage at the INO input is switched by the Sample Clock at a level relative to G3O, which can be shifted by means of R7939 (voltage drop over R8003).

Figure 8.33.12 gives the principle of the remaining circujtry which is used for the control of the sample gate of the P<sup>2</sup>CCD.

Opamp N8113 detects the average bottom level (I1) of the two sample clock signals which are applied to the G30 and G3E inputs.

Via an adjustable current source (R7953, TRESHOLD) and R7967 this level is lifted (L2a) and buffered (L2b) by means of opamp N7913 and transistor V7928. This level is applied to the G10 and G1E inputs.

This level is also dropped by means of an adjustable current source (R7961, BIAS) and R7963 (L3). To this level the voltage drop over R8021 (and R8061) and the analogue input signal is added and this is applied to G20 and G2E (L40 and L4E).



MAY2517 870109

Figure 8.33.12 Principle of sample gate control.

Resumed: the circuit gives an adjustable voltage difference (TRESHOLD) between the bottom voltage of G3O (and G3E) and the voltage of G1O (and G1E).

There is also an adjustable voltage difference (BIAS) between the voltage of GIO (and GIB) and the average voltage of G2O (and the G2E). The circuit causes the arise of charge packets in the  $P^2$ CCD. The size of these charge packets is modulated by the voltage on the G2O input (the analogue signal). These charge packets represent the samples of the input signal. Next they are transported through the  $P^4$ CCD under control of the Transport Clock.

For timing reasons in the sample gate of the  $P^2CCD$ , the sample clock has to be delayed to the transport clock. This is done by using a 2 ns delay line on a cable spool assembly as interconnection for the sample clock between the CCD unit A26 and the  $P^4CCD$  unit A33.

The transport clock (TCOD-HE), which comes from the CCD logic on unit A26, is led via a transport clock driver, transistor V7911 and associated components, via module pin 39 to a delay network which is a part of the PCB. The outputs of the delay network is led the CL3 (Clock 4).

The delay network causes a delay of CL4 to CL3 of 2 ns.

Since the transport clock on the Even side is always in anti phase with the transport clock on the Odd side, CL1 is in antiphase with CL3, CL2 is delayed 2 ns to CL1.

This results in a four phase clock system which is used for the peristaltic transport of samples inside the P<sup>2</sup>CCD.

The output signal of the P<sup>2</sup>CCD (OUTO = Out Odd) is led to the CIH circuit via module pin 31 (CDOTAO)


The remaining connections of the P<sup>2</sup>CCD are kept at certain levels by means of simple RC networks.

These connections are:

- SUB	Substrate
- DRSO	Drain Reset Odd
- DRSE	Drain Reset Even
- GSP	Gate Separator
- DSFS	Drain Source Followers.

# 8.33.6 P2CCD output circuit description

The  $P^2$ CCD output circuit consists of 4 Clamp, Integrate and Hold (CIH) stages, 2 differential stages, the  $P^2$ CCD channel switch, a slow clock divider and the  $P^2$ CCD output logic. Figure 8.33.13 shows the principle and the timing diagram of a CIH circuit.






Figure 8.33.13 Principle and timing diagram of a CIH circuit.

The component numbers and signal names refer to channel A Odd. While the output stage of the  $P^2 {\rm CCD}$  is reset by GRSO its output voltage is about 20 V. This voltage is determined by the RC network at the DRSO and DRSE inputs of the  $P^2 {\rm CCD}$ .

When this reset is removed the output voltage drops to an undefined level A. On the falling edge of the transport clock the sample leaves the output stage of the  $P^2CCD$  (see also fig. 8.33,2). Now the output voltage drops to a level B. The voltage difference between level A and level B represents the value of the sample. This difference is detected as follows.

When level A is present this level charges capacitor C8311 by the CDCPOD signal (Clamp phase),

When level B is present the voltage difference between A and B is present at the node C8311 and buffer V8312, because capacitor C8311 is clamped at level A.

This voltage is integrated during a constant time by the CDIGOD signal, when reset (CDRSOD) is low (Integrate phase). During this phase there are no switching signals to avoid interference. Potentiometer R8322 (GAIN) is used to adjust the gain of the

integrator. Potentiometer R8319 (ZERO CORR.) is used to adjust the output signal

of the integrator to zero during a zero voltage sweep.

When the integration has stopped the output voltage of opamp N8311 represents the value of the sample. This voltage remains there (Hold phase) until the reset signal

(CDRSOD) becomes active. Meanwhile capacitor C8311 is clamped for the next sample.

The sequence Clamp, Integrate and Hold is called the microcycle. This microcycle is the same for all modes.

By varying the Hold time in different modes it is possible to apply the samples long enough to the P2CCD switch to be switched through. The samples are also applied to the differential stages. The differential stages are built up around opamps N8401 and N8411. Their outputs also go to the P2CCD channel switch. The P2CCD channel switch is a multiplexer which switches the samples

in the right sequence, depending on the mode, to the T&H and ADC on unit All (THINAN). The multiplexer is controlled by the P2CCD output logic.

The P2CCD control logic is built up around two PAL's (Programmable Array Logic) D8303 and D8307.

PAL D8303 is driven by a number of P2CCD status signals (CDRD-2 and CDOCØ1...CDOCØ2) coming from the management unit A25. It is clocked by CKCDOC-1, which is a 16 MHz clock signal, that is derived from the microprocessor clock on MRAM unit A5.

CKCDOC-1 also clocks latch D8301, which latches various signals from the slow clock divider, a transport clock (TCEV-LT), a sample clock (SCEV-2HT) and this sample clock divided by two by IC D8302.

The output signals control the PZCCD channel switch, PAL D8307 and the output stages of the P2CCD's (RSOD--LT and RSEV--LT).

The channel min/max pointer for the channel switch (CHMMPT) is derived from the MM signal (min/max) from the microprocessor and an output signal of the PAL (pin 19).

PAL 8307 is also clocked by the 16 MHz CKCDOC-1 signal. It generates a CLR signal for counter D8304, which also controls the PAL. Furtheron the PAL generates the control signals for the CIH circuits (microcycle) and the STCV signal (Start Conversion) for the ADC on unit All.

Resumed: a great deal of the signal acquisition in the various modes is determined by the two PAL's D8303 and D8307.

# 8.33.7 Signal name list

UNIT A33 (including MINI UNITS A46 and A47)

Signal name	Description	Signal source	Signal destination(s)
A-	Channel A	A25	-
A+B1HT	Add mode 1	A25	422
A0	Channel A odd	A33	A33
CD	P <sup>2</sup> CCD mode	A25	-
CDCPEV	P CCD clamp even	A33	A33
CDCPOD	P2CCD clamp odd	A33	A33
CDIGEV	P2CCD integrate even	A33	A33
CDIGOD	P2CCD integrate odd	A33	A33
CDINAE	P <sup>2</sup> CCD in A even	A33	A33
CDINAO	P2CCD in A odd	A33	A33
CDINBE	P <sup>2</sup> CCD in B even	A33	A33
CDINBO	P2CCD in B odd	A33	A33
CDOCØØØ3	P <sup>2</sup> CCD output		
	control 0003	A25	_
CDOTAE	P2CCD out A even	A33	A33
CDOTAO	PCCD out A odd	A33	A33
CDOTBE	PZCCD out B even	A33	A33
CDOTBO	P2CCD out B odd	A33	A33
CDRD-2	P_CCD read	A26	-
CDRSEV	P_CCD reset even	A33	A33
CDRSOD	P <sup>2</sup> CCD reset odd	A33	A33
CHMMPT	Channel Min/Max pointer	A33	A33
CHPTØ1	Channel pointer Ø1	A33	A25-A12-A5
CHPTØ2	Channel pointer 02	A33	A33
CKØ2ØØ	Clock 200 kHz	A33	A33
CKØ4ØØ	Clock 400 kHz	A33	A33
CKØ8ØØ	Clock 800 kHz	A33	A33
CK1600-1	Clock 1,6 MHz	A25	_
CKCDOC-1	Clock P2CCD output		
ORODOU 1	control	A25	_
CLR	Clear	A33	A33
MM	Min/Max mode	A25	raa.
MMPTØ1	Min/Max pointer Øl	A33	A33-A25-A12-
rini iyi	HIM/ Hax pointer #1	AJJ	A55-A25-A12-
PDSWØPDSW2	Peak detector		AJ
I DUMP . I . I DUM2	switch Ø2	A25	_
PKHA	Peak high frequency A	A33	A33
PKHB	Peak high frequency B	A33	A33
PKLA			A33
PKLB	Peak low frequency A Peak low frequency B	A33 A33	A33
RSEVLT	Reset even	A33	A33
RSMNPD	Reset min peak detector		-
RSMXPD	Reset max peak detector	A49	-
RSODLT	Reset odd	A33	A33
SCEV-1HT	Sample clock even	A33	A33,A25
SCEV-2HT	Sample clock even	A26	

Signal name	Description	Signal source	Signal destination(s)
SCEVA-LE	Sample clock even A	A26	_
SCEVB-LE	Sample clock even B	A26	_
SCODA-LE	Sample clock odd A	A26	~
SCODB-LE	Sample clock odd B	A26	-
ST110	Status 110	A33	A33
STCV	Start conversion	A33	A25-A12-A5, A25-A12-A11
SWCK	Slow clock	A33	A33, A25, A25-A26
SWINAN	Signal switch input A N	A32	_
SWINAP	Singal switch input A P	A32	_
SWINBN	Signal switch input B N	A32	-
SWINBP	Signal switch input B F	A32	-
TCEV-1LT	Transport clock even	A33	A33,A25
TCEV-2LT	Transport clock even	A26	_
TCEVA-HE	Transport clock even A	A26	-
TCEVA-LX	Transport clock even A	A33	A33
TCEVB-HE	Transport clock even B	A26	-
TCEVB-LX	Transport clock even B	A33	A33
TCODA-HE	Transport clock odd A	A26	-
TCODA-LX	Transport clock odd A	A33	A33
TCODB-HE	Transport clock odd B	A26	-
TCODB-LX	Transport clock odd B	A33	A33
THINAN	Track and hold in analogue	A33	A11
ZECH	Zero channel	A5	-







Figure 8.33.14 Unit A33 - P<sup>2</sup>CCD - p.c.b. lay-out.





MAT2554 878116





MAT 2565














Figure 8.33.17 Unit A33 - P2CCD - circuit diagram.





Figure 8.33.18 Unit A33 - P<sup>2</sup>CCD - circuit diagram.

#### UNIT A34 - CLOCK UNIT



#### CONTENTS

8.34.1	General information	8.34-1
8.34.2	The fast sample clock generator	8.34-1
8.34.3	The delta-t circuit	8.34-2
8.34.4	Signal name list	8.34-3

#### 8.34.1 General information

This unit consists of two parts:

- a fast sample clock generator
- a delta-t circuit

#### 8.34.2 The fast sample clock generator

The fast sample clock generator consists of two crystal oscillators (100 MHz and 125 MHz), which can be enabled by the signals EN200MLT or EN250MLT respectively. Only one crystal oscillator operates at a time. The signal from a crystal oscillator is led to the mini frequency doubler (Unit A48, which is fitted on this unit A34), which doubles the frequency to 200 MHz resp. 250 MHz.

The frequency doubler operates as follows:

The input signal is led to pin 23 + 24 of IC D8701. The output signals at pins 11 and 12, which are in anti phase, go to equivalent circuits starting at pins 19+20 and pins 3+4 of IC D8701. Each circuit, which contains a delay line of 2 ns, that consists of an LC network, which is part of the PCB.

It produces a pulse of 2 ns length at it's output at the rising edge of it's input signal.

So on the rising edge and the falling edge of the input signal on pins 23+24 an output pulse is generated.

Next the output pulses are joined to result in a doubled output frequency (FSCK).

The circuit around op-amp N8701 measures the mean value of the voltages on pins 11 and 12 of IC D8701. The output voltage on pin 6 of op-amp N8701 is fed back to pins 23+24 of IC D8701. This preset level is set in such a way that the output voltages on pins 11 and 12 have a symmetrical wave form.

The output signal FSCK is fed to the CCD LOGIC + FAST TIME BASE DIVIDER on the CCD LOGIC unit A26.

In the fastest P2CCD mode time base setting (200 ns/div) the 125 MHz crystal oscillator is enabled, which results in an FSCK of 250 MHz.

In the other P2CCD mode time base settings (500 ns/div ... 200 us/div) and in the RANDOM SAMPLING mode time base settings (5 ns/div ... 100 ns/div), the 100 MHz crystal oscillator is enabled. which results in an FSCK of 200 MHz.

The CCD LOGIC + FAST TIME BASE DIVIDER divides this frequency down to the desired sample and transport clocks for the P2CCD's in the various time base settings.

In all other time base settings, no crystal oscillator is enabled.

#### 8.34.3 The delta-t circuit

The function of the delta-t circuit is to measure the time between a trigger signal and the sample clock pulse. The times that are to be measured vary from 100 ps in the Random Sampling mode to 10 us in the P2CCD mode with Max-Resolution on, The used principle is current integration.

DAC N8511 is a serial DAC which gets its data from the microprocessor via the management unit. The data (DB15-1) are clocked in by a clock signal (CKSEDA). As soon as all bits are clocked in a latch enable clock (LDDTCK) is given, after which the data are converted. The DAC gives an output current (Iout, pin 22), which is converted to a voltage by opamp N8512.

The output voltage (pin 6) can be adjusted by potentiometer R8602 (GAIN).

This voltage is converted to a current (DTIGCU) by opamp N8513 and associated components.

This current is led to a symmetrical circuit, which discharges (integrate) or charges (reset) capacitor C8501. In the hold phase capacitor C8501 is neither charged nor decharged.

The discharge current is determined by DTIGCU. The circuit is controlled by two signals, coming from the mini CCD logic (unit A49) on unit A26:

- m start signal (STDTSWHE and STDTSWLE)
- a stop signal (SPDTSWHE and SPDTSWLE)

#### The truth table is:

Phase	STDTSWHE (start)	SPDTSWHE (stop)
Reset	0	0
Integrate	1	0
Hold	1	1

#### x = don't care

The voltage capacitor C8501 is buffered by FET V8506 and is led via Opamp N8502 to the input of ADC N8503.

The going low of SPDTSWLE (start of hold phase) generates a pulse via N8501 at pin 18 of the ADC. The conversion is started. The data from the ADC (DTADDA) are clocked by a clock signal(DTADCK)

into a serial parallel converter on the management unit A25.

When all data are send to the management unit, a strobe signal is given (DTADST).

The reset level of capacitor C8501, which is a reference level, is determined by the reference output voltage of the ADC (pin 24) via opamp N8506 and the circuitry around transistors D8501 and V8518.

RESUMED: The delta-t circuit is of a time measuring circuit based on integration of a current. The time range that can be measured, is determined by the amplitude of this current. The amplitude of this current is determined by the microprocessor via DAC 8511.

The measured time is calculated by the microprocessor by using the integration voltage via ADC NB503.

NOTE: If the GAIN adjustment (R8602) is not set correctly in the Random Sampling mode (5 ns...100 ns/div), then a signal on the screen shows discontinuities. These discontinuities appear every 20 ns, independent of the time base setting.

The discontinuities may be a gap (gain too low) are a vertical step (gain too high).

# 8.34.4 Signal name list

UNIT A34 (including MINI UNIT A48)

Signal name	Description	Signal source	Signal destination(s)
CKSEDA	Clock serial data	A25	-
DB15-1	Data bus 15-1	A25	
DTADCK	Delta-t ADC clock	A34	A25
DTADDA-	Delta-t ADC data	A34	A25
DTADST	Delta-t ADC status	A34	A25
DTIGCU	Delta-t integration		
	current	A34	A34
EN 2 Ø ØMLT	Enable 200 MHz	A25	-
EN25ØMLT	Enable 250 MHz	A25	_
FSCK	Fast sample clock	A.34	A26
LADTCK	Latch delta-t clock	A25	-
SPDTSWHE	Stop delta-t sweep	A49	-
SPDTSWLE	Stop delta-t sweep	A49	_
STDTSWHE	Start delta-t sweep	A49-	_
STDTSWLE	Start delta-t sweep	A49	_

G




Figure 8.34.1 Unit A34 CLOCK - p.c.b. lay-out.




Figure 8.34.2 Unit A34 - CLOCK - circuit diagram.




Figure 8.34.3 Unit A34 - CLOCK - circuit diagram.

#### UNIT A35 - ATTENUATOR ADAPTION



# CONTENTS

- 8.35.1 The adaption unit connects the channel A and B attenuator modules via a flatcable with the vertical signal unit A32.
  This unit mainly contains interconnections.
  Two potentiometers R7451(A) and R7454(B) are also present to adjust the preset of the DC offset of both LF attenuators.
  Also four capacitors are present to reduce interference on the probe information lines and on the 50-01m protection lines.

#### 8.35.2 Signal name list

#### UNIT A35

Signal name	Description	Signal source	Signal destination(s)
ACDCA	AC/DC A	A25	_
ACDCB	AC/DC B	A25	_
ATSWØA	Attenuator switch Ø A	A35	A27,A28
ATSWØB	Attenuator switch Ø B	A35	A29.A30
ATSWIA	Attenuator switch 1 A	A35	A29,A30
ATSWIB	Attenuator switch 1 B	A35	_
ATIA	Attenuation x1 A	A25	_
ATIB	Attenuation xl B	A25	_
AT1ØA	Attenuation x10 A	A25	_
AT1ØB	Attenuation x10 B	A25	
AT100A	Attenuation x100 A	A25	_
AT100B	Attenuation x100 B	A25	_
HFXA	High frequency A	A27	_
HFXB	High frequency B	A29	_
LFXA	Low frequency A	A28	-
LFXB	Low frequency B	A30	Mar.
OSA	Offset A	A25	-
OSB	Offset B	A25	_
OSBIAAXA	Offset bias analog A	A35	A28
OSBIABKA	Offset bias analog B	A35	A30
	4110108 2		

Signal name	Description	Signal source	Signal destination(s)
PRIFA-XA	Probe indication A analog	A27+A28	_
PRIFB-XB	Probe indication B analog	A29+A30	_
PT5ØA-LT	Protect 50-Ohm A	A27	-
PT5ØB-LT	Protect 50-Ohm B	A29	-
TM5ØA	Termination 50-Ohm A	A25	_
TM5ØB	Termination 50-Ohm B	A25	
ZEA-HX	Zero A	A25	_
ZEB-HX	Zero B	A25	_
ZEA-LX	Zero A	A27	-
ZEB-LX	Zero B	A29	_




Figure 8.35.1 Unit A35 - ATTENUATOR ADAPTION - p.c.b. lay-out.




Figure 8.35.2 Unit A35 - ATTENUATOR ADAPTION - circuit diagram.

# UNIT A38 - MINI TRIGGER SELECT A



# CONTENTS

8.38.1 General information...... 8.38-1

# 8.38.1 General information

# UNIT A39 - MINI TRIGGER SELECT B



# CONTENTS

8.39.1 General information..... 8.39-1

# 8.39.1 General information

# UNIT A40 - MINI TRIGGER FILTER UNIT



# CONTENTS

8.40.1 General information..... 8.40-1

# 8.40.1 General information

#### UNIT A41 - MINI TRIGGER AMPLIFIER UNIT



# CONTENTS

8.41.1 General information..... 8.41-1

# 8.41.1 General information

# UNIT A42 - MINI TRIGGER LOGIC



# CONTENTS

8,42,1 General information..... 8,42-1

## 8.42.1 General information

# UNIT A43 - MINI EVENTS AMPLIFIER UNIT




# CONTENTS

8.43.1 General information..... 8.43-1

# 8.43.1 General information

# UNIT A44 - MINI VERTICAL AMPL. PROC. UNIT



### CONTENTS

8,44.1 General information...... 8.44-1

## 8.44.1 General information

### UNIT A46 - MINI CCD UNIT A



# CONTENTS

8.46.1 General information...... 8.46-1

# 8.46.1 General information

# UNIT A47 - MINI CCD UNIT B




# CONTENTS

8.47.1 General information...... 8.47-1

# 8.47.1 General information

# UNIT A48 - MINI FREQUENCY DOUBLER



# CONTENTS

8.48.1 General information...... 8.48-1

# 8.48.1 General information

#### UNIT A49 - MINI CCD LOGIC



#### CONTENTS

8.49.1	General information	8.49-1
8.49.2	Circuit description	8.49-1.
8,49.3	Signal name list	8.49-3

#### 8.49.1 General

The mini CCD logic is an SMD unit, which can be found on unit A26; the CCD logic.

It consists of:

- the peak detector reset logic
- a TTL/ECL converter
- the aliasing detection circuit
- the reset auto trigger logic
- the trigger sync logic

#### 8.49.2 Circuit description

The PEAK DETECTOR RESET LOGIC generates 20 ns reset pulses for the peak detectors on unit A33.

A reset pulse for the MIN peak detector is generated on the negative slope of D6403 pin 1. The pulse length is determined by the delay line on unit A26. A reset pulse for the MAX peak detector is generated on

the negative slope of D6403 pin 19. The reset pulses are only generated when MIN / MAX is on. In the P^CCD mode (200 ns/div...200 us/div) the reset pulses are

generated by SCEV and SCOD.

In the other modes the reset pulses are generated by RSMN and RSMX. The generation of the reset pulses is controlled by the MMSLØ1 and MMSLØ2 signals according to the following truth table:

Time base range	MMSLØØ	MMSLØ1	Reset pulse from:
5 us/div200	us/div l	0	SCEV. + SCOD
500 us/div360	s/div 0	1	RSMN + RSMX
5 ns/div360	s/div 1	1	None, MIN / MAX OFF

Gate D6401 pins 20, 12 and 13 is a TTL-ECL level converter for the SYSWTB signal.

The ALIASING DETECTION detects if the sample frequency is lower than twice the trigger signal frequency.

The FSTB-HE signal is divided by two divide-by-two stages (D6406). The first stage can be bridged by D6409 (pins 18 and 5) under control of the DR signal via transistors V4616 and V4617.

The frequency of the signal at pin 11 of D6406 is always the sample frequency divided by four. This signal is applied to a two stage clocked circuit with D-twe flip floss (D6404).

The open D input of the first stage is "g" (pin 6). On the first clock pulse of TRSG, the D input of the second stage (pin 15) becomes "1". On the next TRSG pulse output pin 14 becomes "1", unless the first stage is set earlier by the signal from pin 11 of D6406 via D6403 pins 24 and 12. So if the frequency of TRSG is twice or more of the quarter frequency of the sample clock then pin 14 of D6404 goes high. Due to the feedback line to pin 16 it stays high.

Then the ALID signal goes high. This is read by the microprocessor and it lights the pilot lamp on the front panel. The microprocessor also generates the RSALIDLT signal, which resets the circuit.Transistors V6401 and V6402 convert from ECL to TTL level.

In the time base range (200 us/div...5 ns/div) the DR signal is low. This resets the first stage of the divider (pin 17 of D6406) and it is bridged by D6409.

FSTB--RE is divided by two; unless flip flop D6406 is set via a set signal at pin 23.

This set signal comes from flip flop D6406 pin 8.

This flip flop is set by STAL (pin 3) and clocked back to the reset state by DTUF-2 (pin 5).

When DR is low the aliasing detection operates only between the STAL and the DTUF-2 signal, so only before the read out stroke of the P^CCD mode.

In the time base range (360 s/div...500 us/div) the DR signal is high. Now both divider stages operate.

Because transistor V6418 conducts pin 3 of D6406 is high. The signals STAL and TDUF-2 have no influence. The FSTB--HE signal is divided by four. The aliasing detection operates continuously in the direct modes.

The RESET AUTO TRIGGER circuit consists of a flip flop which is clocked by the TRSG signal. It can be enabled by the ENAURSLT signal. The output signal RASUFF resets the AUTO TRIGGER logic on unit A26.

The TRIGGER SYNC LOGIC generates the start and stop signals for the delta-t circuit, a trigger signal for the auto trigger logic and an enable signal for the events counter and the trigger delay counter on unit A26.

When HDOF is low, a trigger signal (TRSG) sets the output of flip flop D6408 pin 14.

If it takes more than 10 usec before a trigger occurs, the flip flop is set by D6409 pin 14, due to the pulse circuit R6506...R6509 and C6417 and D6409.

The second trigger sets the flip flop in D6408 with output pins 7 and 8. Via transistors V6406...V6409, which convert from ECL to TTL level, the TRSCØl signals for the auto trigger logic on unit A26 are set. When events is not selected via the ENEV-LT signal, the flip flop in D6408 with output pins 11 and 12 is also set by the second trigger. This sets the STDTSWHE and STDTSWLE signals via D6409 which start the delta-t circuit.

When events are selected, V6403 conducts. Now the STDTSW signals are not set by the second trigger, due to the high level at pin 1 of D6408. The base of V6409 is set at the ECL threshold level. Therefore the level of ENEVCNLT is determined by the level of D6408 pin 8 via V6408.

After the second triggerpulse this level goes low and ENEVCNLT goes low, which enables the events counter on unit A26 to count events. When the events counter on unit A26 has counted down, the EVUY signal goes high. This sets STDTSWHE and STDTSWLE via D6401 and D6409. The SPDTSWHE and SPDTSWLE signals, which stop the delta-t circuit on unit A34, are set via a two stage flip flop circuit consisting of D6407 and D6409.

In the time base range 100 us...360 s/div the DTPUSL signal is low. The stop signals are set by the first sample pulse of FSTB--HE at pin 20 of D6407. In the other time base ranges DTPUSL is high. Now the stop signals are set at the second pulse of FSTB--HE.

After the stop signals are set, the next pulse of FSTB--HE sets the outputs of flip flop D6407 pins 7 and 8. The trigger delay counter on unit A26 is enabled via ENTDONLE.

# 8.49.3 Signal name list

UNIT A49

Signal name	Description	Signal source	Signal destination(s
ALID	Alissing indication	A49	A26-A25
DR.	Direct/Roll mode	A26	-
DTPUSL	Delta-t pulse select	A26	-
ENAURSLT	Enable Auto Reset	A26	- "
ENEVLT	Enable events	A26	
ENEVCNLT	Enable events counter	A49	A26
ENTDONLE	Enable trigger delay		
	counter	A49	A26
EVUF	Events underflow	A26	- 1
FSTBHE	Fast time base	A26	-
HDOF	Hold off	A5	<u>-</u>
MMSLØØ	Min/max select 00	A26	-
MMSLØ1	Min/max select Øl	A26	-
MNDLIN	Min delay in	A26	-
MNDLOT	Min delay out	A49	A26
MXDLIN	Max delay in	A26	-
MXDLOT	Max delay out	A49	A26
RSALIDLT	Reset aliasing		
	indication	A26	
RSAUFF	Reset auto flip flop	A49	A26
RSMN	Reset min	A5	_
RSMNPD	Reset min peak detector	A49	A26-A33
RSMX	Reset max	A5	-
RSMXPD	Reset max peak detector	A49	A26-A33
SCEV	Sample clock even	A26	_
SCOD	Sample clock odd	A26	
STAL	Start aliasing detection	A26	_
SPOTSWHE	Stop delta-t sweep	A49 ·	A26-A34
SPDTSWLE	Stop delta-t sweep	A49	A26-A34
STDTSWHE	Start delta-t sweep	A49	A26-A34
STDTSWLE	Start delta-t sweep	Δ49	A26-A34

Signal name	Description	Signal source	Signal destination(s)
SYSWTB	Synchronised slow		
	time base	A5	<u> </u>
SYSWIBHE	Synchronised slow		
	time base	A49	A26
TDUF-2	Trigger delay		
1	underflow 2	A26	_
TRSG	Trigger signal	A32	-
TRSGØIHT	Trigger signal Øl	A49	-
TRSGØ1LT	Trigger signal Øl	A49	A26




Figure 8.49.1 Unit A49 - MINI CCD LOGIC - p.c.b. lay-out.




Figure 8.49.2 Unit A49 - MINI CCD LOGIC - circuit diagram.





Figure 8.49.3 Unit A49 - MINI CCD LOGIC - circuit diagram.

# UNIT A66 - ASSY FRAME REAR



### CONTENTS

### 8.66.1 Description

The assy frame rear module consists of a rear plate on which the following parts are mounted:

- power 2 unit (A20)
- mains entrance with fuseholder and fuse
- mains switch
- fan
- battery pack
- several input/output connectors

The circuit diagram can be found in the drawings of the power 1 unit (A19) and the power 2 unit (A20). It needs no further explanation.

#### WARNING:

To evoid any electrical shock, it is strongly recommended to read section 10.1 first.

The rear plate is connected to the chassis of the oscilloscope with an earth cable. For security this cable should never be removed when the rear plate is taken away from the chassis.

### 8.66.2 Signal name list

### UNIT A66

Signal name	Description	Signal source	Signal destination(s)
BAVO	Battery voltage	A66	A20-A19-A12-A6
FRUVP	Fast reset undervoltage protection	A19	-
FS	Fan supply	A20	-
M1	Mains 1	A66	A19
M2	Mains 2	A66	A19
PE	Protective earth	A66	A19




Figure 8.66.1 Unit A66 - ASSY FRAME REAR - p.c.b. lay-out.




Figure 8.66.2 Unit A66 - ASSY FRAME REAR - circuit diagram.

ADJUSTING PROCEDURE

# ADJUSTING PROCEDURE

# CONTENTS

9.0	Adjusting procedure	9-
	General information	
9.2	Recommended test and calibration equipment	9-
9.3	Adjusting procedure	9-

## 9.0 ADJUSTING PROCEDURE

#### 9.1 GENERAL INFORMATION

The following information provides the complete adjusting procedure for the instrument. As various control functions are interdependent, a certain order of adjustment is necessary.

The procedure is, therefore, presented in a sequence which is best suited to this order, cross-reference being made to any circuit which may affect a particular adjustment.

Before any adjustment, the instrument must attain its normal operating temperature.

- Warming-up time under average conditions is 30 minutes.
- Where possible, the instrument performance should be checked before any adjustment is made.
- All limits and tolerances given in this section are calibration guides, and should not be interpreted as instrument specifications unless they are also published in chapter 3.
- Tolerances given are for the instrument under test and do not include test equipment error.
- The most accurate display adjustments are made with a stable, well-focussed low intensity display.
- All controls which are mentioned without item numbers are located on the outside of the instrument.

WARNING:

The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts, and also accessible terminals may be live. The instrument shall be disconnected from all voltage sources before any adjustment, replacement or maintenance and repair during which the instrument will be opened. If afterwards any adjustment, waintenance or repair of the opened instrument under voltage is inevitable, it shall be carried out only by a qualified person who is aware of the hazard involved.

Bear in mind that capacitors inside the instrument may still be charged even if the instrument has been separated from all voltage sources.

#### 9.2. RECOMMENDED TEST AND CALIBRATION EQUIPMENT

A complete list of all material necessary for both this adjusting procedure and the performance check is given in chapter 13.1 in this manual.

#### 9.3 ADJUSTING PROCEDURE

## 9,3,1 Preparation

Some of the adjustments are done with the use of the service menu. This menu can be switched-on by depressing the top and bottom softkeys together at the same moment. After this action you must select CHECK & ADJ. You are now in the part of the service menu that must be used during certain adjustments.

Detailed information about the service menu is given in section

11.4.3.

The adjusting elements and measuring points are given in figure 9.6 and figure 9.7. At every adjustment step the itemnumber of the adjustment element (e.g. R4607) and the unit where it is located (e.g. A20) are given.

NOTE: Use always au isolated adjustment tool.

# 9.3.2 Power supply adjustments (R4607, R462)

- Connect a digital voltmeter between the measuring points X4609 and X4611 on unit A20.
- Check for a d.c. voltage of 10 V (+ or 1%). If necessary readjust R4607 on unit A20.
- Connect a digital voltmeter between the measuring points X2517/X2518 on unit A25.
- Check for a d.c. voltage of 5 V (+ or 100 mV). If necessary readjust R462 on unit A25.

# 9.3.3 Adjustments in the C.R.T.-section

NOTE: In case that your instrument is completely misadjueted or after exchange of unit Al it is recommended to turn RZ678, RZ682, RZ658 and RZ659 on unit Al completely counter-clockwise. Otherwise turn these 4 trimming points only a few degrees counter-clockwise. Moreover it may be necessary to position the C.R.T. text by means of RZ513 (vertical gain), RZ533 (vertical position), RZ566 (horizontal gain) and RZ571 (horizontal position) on unit Al.

Switch-on the service menu. Select CHECK & ADJ and then the menu DISPLAY 0,

#### Intensity adjustment (R2637):

- Turn the knobs INTENS TRACE and INTENS TEXT 90 degrees from their counterclockwise stop.
- Adjust R2637 on unit Al so that the pattern and the text are just visible.

#### Focus (R2609) and astigmatism (R2832):

- Put controls FOCUS, INTENS TRACE and INTENS TEXT in their mid
- Adjust R2609 on unit AI (focus) and R2832 on unit AI5 (astigmatism) for a sharp and well-defined test pattern. Check also that the points are exactly round; also during changes in the INTENSITY setting.

### Trace rotation:

- Adjust the screwdriver operated adjustment point TRACE ROTATION (present at the front panel under the C.R.T.) so that the horizontal line on the C.R.T. is exactly in line with the horizontal graticule
- Depress AUTO SET in order to leave the service menu.

# 9,3,4, P<sup>2</sup>CCD adjustment

- Apply a triangular signal of 1 kHz/6 div (pp) to Ch. A and Ch. B.
- Press AUTO.
- Select 100 mV/div for Ch. A and Ch. B.
- Adjust the generator's output voltage for a vertical deflection of exactly 6 div.
- Position the traces of Ch. A and Ch. B in the vertical mid of the screen.

# Switching level gate (R7953, R8153):

- Remove the metal screening plate from unit A33 (6 screws).
- Connect a digital d.c. voltmeter between pin 10 on unit A46 (Ch. A) or unit A47 (Ch. B) and the instrument's measuring earth.
- Adjust the voltage on pin 10 to 6 V (+ or 100 mV) with R7953 on unit A33 (Ch. A) or with R8153 on unit A33 (Ch. B).
- Install the screening plate again.

# Adjustment of P<sup>2</sup>CCD (R7939, R8139, R7959, R8159):

- Put the time base in position 200 us/div.
- Measure the voltage at X3382 on unit A33 (Ch. A) and at X3384 on unit A33 (Ch. B) with an oscilloscope (a.c. input coupling) that is triggered on signal TDUF (X263) on unit A26).
- Put R7959 and R8159 on unit A33 in their mid position.
- Adjust R7939 (Ch. A) and R8139 (Ch. B) on unit A33 so that the lower side of the signal jumps just upwards and that the triangular input signal is visible (see figure 9.1 for this).




Figure 9.1 Voltage-waveform present at X3382 and X3384.

- Put SHIFT A and SHIFT B completely clockwise. The signal on the
- measuring oscilloscope will move upwards now and will show clipping.
- Adjust R7959 (Ch. A) and R8159 (Ch. B) so that the clipping of the triangular signal is eliminated.
- Adjust R7939 (Ch. A) and R8139 (Ch. B) so that the distance between level a and b during the correction stroke in figure 9.1 is 400 mV (+ or  $\sim 20$  mV).

Output circuit  $P^2$ CCD (R8322, R8342, R8362, R8382, R8319, R8339, R8359, R8379):

NOTE: The now following steps must only be done if the instrument is completely misadjusted or after replacement of unit A33.

- Put the trimming potentiometers R8322, R8342, R8362, R8382 on unit A33 in their mid position.
- Connect the input of the measuring oscilloscope (d.c.-coupled) with measuring point X3391 on unit A26. The oscilloscope must remain triggered on measuring point TDUF X2631 on unit A26.
- Adjust the voltage level during the correction stroke (see figure 9.1) to 0 V with R8319 and R8339 on unit A33 for Ch. A and R8359 and R8379 on unit A33 for Ch. B.
- Disconnect the input signals.

# 9.3.5. Adjustment of the display section

Vertical balance (R2334):

- Switch on the service menu, Select "CHECK & ADJ" and then the menu DISPLAY, Depress NEXT in order to reach menu DISPLAY 1.
- Adjust R2334 on unit A2 so that the jump of the dot in the mid of the screen is minimal (max. allowed jump 0,4 div).

Variable horizontal gain balance (R2377):

- Select service menu DISPLAY 2 by depressing softkey NEXT one time.
- Adjust R2377 on unit A2 so that the jump of the dot in the centre of the screen is minimal (max, allowed jump 0,2 div).

Compensation of C.R.T.-tolerances (R2571, R2533):

- Select service menu DISPLAY 3 by depressing softkey NEXT one time.
- Adjust R2571 on unit Al so that the horizontal positioning of the dot is in the centre of the screen (max. deviation 0,1 div).
- Adjust R2533 on unit Al so that the vertical positioning of the dot is in the centre of the screen (max. deviation 0,1 div).

Vertical Gain (R2531, R2513, R2516):

- Select service menu DISPLAY 4 by depressing softkey NEXT one time.
   Adjust the Yx5 gain R2531 on unit Al so that the vertical distance between the two horizontal lines is 8 div (max. deviation + or 0,6 div).
- Select service menu DISPLAY 5 by depressing softkey NEXT one time.
   Adjust the Yx1 gain R2513 on unit Al so that the vertical distance between the two horizontal lines is 8 div (max. deviation + or 0,6 div) such as given in figure 9.2 (lines a and b).
- Select service menu DISPLAY 6 by depressing softkey NEXT one time. Adjust the Y/5 gain R2516 on unit Al so that the vertical distance between the two staircase signals is 8 div (+ or 0,6 div) such as given in figure 9.3.




Figure 9.2 Service menu DISPLAY 5.




Figure 9.3 Service menu DISPLAY 6.

Horizontal gain (R2566):

- Select service menu DISPLAY 5 by depressing softkey PREVIOUS one time.
- Adjust the horizontal gain R2566 on unit Al so that the distance between the starting point of the small horizontal lines c and d in figure 9.2 is 10 div (+ or - 0,1 div). The starting points of the lines c and d must be such as given in figure 9.2.

Overscan suppression (R2678, R2682, R2658, R2659):

- Select service menu DISPLAY 7 by depressing softkey NEXT two times. - Adjust the display to the situation such as given in figure 9.4.
- Adjust R2678 on unit Al so that the test pattern in the left-hand
- side of the screen is just at its biggest.
- Adjust R2682 on unit Al so that the test pattern in the right-hand side of the screen is just at its biggest.
- Adjust R2658 on unit Al so that the test pattern in the bottom side of the screen lies 0,1 div outside the graticule of the screen.
- Adjust R2659 on unit Al so that the test pattern in the top side of the screen lies 0,1 div outside the graticule of the screen.
- Now leave the service menu by depressing AUTO SET.




Figure 9.4 Service menu DISPLAY 7.

#### 9,3,6 Adjustment of gain and offset in the vertical channels

Offset of attenuators (R7451, R7454):

- Switch-on the service menu. Select CHECK & ADJ and then the menu VERTICAL 0. The instrument switches automatically between the input sensitivities 5 and 500 mV/div.
- Adjust R7451 on unit A35 (Ch. A) and R7454 (Ch. B) so that the jump of the lines on the C.R.T. is minimal (max. jump 0,1 div).
- Now leave the service menu by depressing AUTO SET.

Gain in "direct mode" (R5102, R8322, R8362, R5046, R5146);

- Apply a calibrated square-wave signal of 2 V/1 kHz to channel A and
- Press AUTO.
- Select DC input coupling for Ch. A and B and an input sensitivity of 500 mV/div. Both channels in CAL position.
- Select 2 ms/div for the time base,
- Select added mode and invert for Ch. B.
- Adjust R5102 on unit A32 for minimal signal display (0.6 div or
- Select A and B display mode and a 500 mV/div input sensitivity.

- Apply a calibrated square-wave signal of 2 V/100 Hz to input A and B. Adjust R8322 on unit A33 (Ch. A) and R8362 on unit A33 (Ch. B) to a vertical deflection of 4 div (max. deviation + or 0,05 div). Keep the signal during the adjustment within the screen area with the Ch. A and B SHIFT controls.
- Select 5 V/div input sensitivity for Ch. A and B.
- Apply a calibrated square-wave signal of 20 V/100 Hz to input A and
- Adjust R5046 on unit A32 (Ch. A) and R5146 on unit A32 (Ch. B) to a vertical deflection of 4 div (max, deviation + or 0.05 div).
- Remove the input signals.

Gain and correction stroke adjustment in  $P^2$ CCD-mode (R8342, R8382, R8319, R8339, R8359, R8379):

- Switch on the service menu. Select CHECK & ADJ and then the menu VERTICAL. Depress NEXT in order to reach menu VERTICAL 1.
- Apply a 3 V/2 kHz square-wave voltage to input A and B.
- You see now two square-wave signals on the screen. The top and bottom levels of the square-waves are double if the adjustment is incorrect. You can adjust this with R8342 on unit A33 for Ch. A and R8382 on unit A33 for Ch. B (max. allowed tolerance 0,05 div).
- Connect the input of the measuring oscilloscope (d.c.-coupled) with measuring point X3391 on unit A26. The oscilloscope must be triggered on measuring point X2631on unit A26 (DTUP).
- Adjust the voltage level during the correction atroke (see figure 9.1) to 0 Volt with R8319 and R8339 on unit A33 for Ch. A and R8359 and R8379 on unit A33 for Ch. B.
- Disconnected the input signal and leave the service menu by depressing AUTO SET.

Offset compensation single/dual channel (R7511, R7711)

- Press AUTO SET without any input signal.
- SHIFT Ch. A in the vertical mid of the screen.
- Select display of Ch. B via MODE.
- SHIFT Ch. B in the vertical mid of the screen.
- Select display of Ch. A and B via MODE.
- Position the Ch. A trace in the vertical mid of the screen by means of R7511 on unit A33.
- Position the Ch. B trace in the vertical mid of the screen by means of R7711 on unit A33.

Offset and gain "MIN/MAX" and  $P^2CCD$  mode Ch. A (R7583, R7566, R7606, R7592):

- Switch on the service menu. Select CHECK & ADJ and then the menu VERTICAL.
- Depress softkey NEXT two times in order to reach service menu VERTICAL 2. The instrument now switches between MIN/MAX mode on and off.
- Adjust the Ch. A trace jump to minimal (max. allowed jump 0,4 div) with R7583 on unit A33 and R7566 on unit A33.
- Apply a square-wave signal of 3 V/2 kHz to input A.
- You see now a square-wave signal on the screen. The top and bottom level of the square-wave are double if the adjustment is incorrect.
   You can adjust this with R7606 on unit A33 and R7592 on unit A33 (max. allowed deviation 0.1 diy).
- Remove the input signal.

Offset and gain MIN/MAX and  $P^2$ CCD mode Ch. B (R7783, R7766, R7806, R7792):

- The now following adjustments are also done in service menu VERTICAL 2.
- Adjust the Ch. Il trace jump to minimal (max. allowed jump 0,4 div) with R7783 on unit A33 and R7766 on unit A33.
- Apply a square-wave signal of 3 V/2 kHz to input B.
- You see now a square-wave signal on the screen. The top and bottom level of the square-wave are double if the adjustment is incorrect. You can adjust this with R7806 on unit A33 and R7792 on unit A33. (max. allowed deviation 0,1 div).
- Remove the input signal.

Offset and gain Ch. A (R7584, R7603):

- Select service menu VERTICAL 3 by depressing NEXT one time.
   Disconnect eventual input signals.
- Position the two traces upon each other with R7584 on unit A33 (max. allowed deviation 0,2 div).
- Apply a 100 Hz/3 V(pp) square-wave voltage to input socket A.
- Adjust R7603 on unit A33 to equal amplitudes displayed on the screen.

Offset and gain Ch. B (R7784, R7803):

- Select service menu VERTICAL 4 by depressing NEXT one time.
  Disconnect eventual input signals.
- Position the two traces upon each other with R7784 on unit A33 (max. allowed deviation 0,2 div).
- Apply a 100 Hz/3 V(pp) square-wave voltage to input socket B.
- Adjust R7803 on unit A33 to equal amplitudes displayed on the screen.
- Remove the input signal.

Offset adjustment between direct and  $\mathbb{P}^2$ CCD mode in channel A and B (88399, 88379, 85021, 85121, 85022, 85122, 85023, 85123, 85024, 85124, 87612):

- Depress softkey NEXT in order to reach service menu VERTICAL 5. The instrument now switches between direct mode and P\*CCD mode,
- Adjust R8339 on unit A33 (Ch. A) and R8379 on unit A33 (Ch. B) for a minimal trace jump. Max. allowed jump 0,2 div.
- Depress softkey NEXT in order to reach service menu VERTICAL 6.
- Adjust the trace jump between invert on and off with R5021 on unit A33 (Ch. A) and R5121 on unit A33 (Ch. B) for a minimal value, Max. allowed jump 0,1 div.
- Depress softkey NEXT in order to reach service menu VERTICAL 7.
- Adjust the trace jump between 500 mV/div and 1 V/div with R5022 on unit A33 (Ch. A) and R5122 on unit A33 (Ch. B) for a minimal value. Max. allowed jump 0,1 div.
- Depress softkey NEXT in order to reach service menu VERTICAL 8.
- Adjust the trace jump between 1 V/div and 2 V/div with R5023 on unit A33 (Ch. A) and R5123 on unit A33 (Ch. B) for a minimal value. Max. allowed jump 0,1 div.
- Depress softkey NEXT in order to reach service menu VERTICAL 9.
- Adjust the trace jump between 2 V/div and 5 V/div with R5024 on unit A33 (Ch. A) and R5124 on unit A33 (Ch. B) for a minimal value. Max. allowed jump 0,1 div.

- Depress AUTO SET in order to leave the service menu.
- Press AUTO SET without any input signal.
- Select display via Ch. A and B via MODE.
- Position the trace of Ch. A and Ch. B exactly in the vertical mid of the screen.
- Select display mode ADD.
- Adjust the trace in the vertical mid of the screen with R7612 on unit A33.
- Adjustment of sq.wave response of vertical channels. 9 3.7.

LF square-wave response of Ch. A and B attenuator units (R6850, C6817, c6802):

NOTE: Do first the adjustments for Ch. A, then the ones given between brackets for Ch. B.

The itemnumbers of the adjustment points in Ch. A and B are identical because both input attenuators are identical. The adjustment point R6854 needs no adjustment.

- Apply a square-wave 200 Hz/ 30 mV to the channel A (B) input.
- Press AUTO.
- Select an input sensitivity of 5 mV/div for Ch. A (Ch. B) and d.c. input coupling.
- Select 500 us/div for the time base.
- Adjust R6850 on unit A27 in Ch. A (R6850 on unit A29 in Ch. B) for a straight pulse top (max. allowed deviation 0.1 div).
- Select an input sensitivity of 50 mV/div for Ch. A (Ch. B).
- Increase the square-wave voltage to 300 mV.
- Adjust C6817 on unit A27 in Ch. A (C6817 on unit A29 in Ch. B) for a straight pulse top (max, allowed deviation 0,1 div). - Select an input sensitivity of 500 mV/div for Ch. A (Ch. B).
- Increase the square-wave voltage to 3 V.
- Adjust C6802 on unit A27 in Ch. A (C6802 on unit A29 in Ch. B) for a straight pulse top (max. allowed deviation 0,1 div).
- Remove the input signal from Ch. A (Ch. B).

HF square- wave response of vertical channels (R7512, R7513, R7712, R7713):

NOTE: Do first the adjustments for Ch. A, then the ones given between brackets for Ch. B

- Apply a fast-rise sq.wave of 120 mV/1 MHz/rise-time 1 nsec to the Ch. A (Ch. B) input socket.
- Press AUTO.
- Select an input sensitivity of 200 mV/div and d.c. and 50 ohm input coupling for Ch. A (B).
- Select 5 ns/div for the time base.

NOTE: The fast-rise output of the square-wave generator in the list of recommended calibration equipment (chapter 9.2) is able to deliver 1 Voit approx. into 50 ohm. Use a good quality 10:1 attenuator to obtain a suitable signal display in 20 mV/div. The use of the amplitude control of the generator is not recommended since the abherrations in the output signal will increase if it is turned out off the max. position.

- Adjust the square-wave response of Ch. A (Ch. B) with R7512 and R7513 on unit A33 (R7712 and R7713 on unit A33) so that overshoot + ringing does not exceed +/- 5% during the first 10 nsec of the pulse. The tilt must not exceed +/- 2%. Figure 9.5 explains this.
- Disconnect the input signal.




Figure 9.5 HF-pulse response.

#### 9.3.8 Output voltage calibration generator (R2703)

The amplitude of the calibration signal must lay between 0 and +1 Volt. This must result in a read-out of 500 mV on a digital a.c.r.m.s.-millivoltmeter since the duty cycle of the signal is 50%. If not, readjust R2703 on unit Al.

#### 9.3.9 Adjustment of plot output (R2728, R2738)

- Plug the plot cable into the DIN plot output socket at the rear of the instrument.
- Apply a square-wave signal of 100 Hz/1,6 V (pp) to input A and B.
- Press AUTO.
- Select 200 mV/div for Ch. A and B.
- Select d.c. input coupling for Ch. A and B.
- Position the two square-wave signals in the vertical mid of the screen with SHIFT A and B.
- Increase the generator's output voltage so that the displayed signal shows clipping.
- Select A versus B via the DISPLAY mode and switch register RØ on.
- Select 20 ms/DT via the menus PLOT. SELECT and ANALOG.
- Press SAVE/PLOT and then softkey ANALOG. The oscilloscope starts the plot action. This can be seen because the dot moves from left to right in the bottom of the screen.
- Measure with a digital multimeter (d.c. voltage range) the maximum voltage at the vertical plot output (red banana plug, black is mass). This voltage must be adjusted to 1000 mV by means of R2738 on unit Al.
- Measure with a digital multimeter (d.c. voltage range) the maximum voltage at the horizontal plot output (blue banana plug, black is mass). This voltage must be adjusted to 1000mV by means of R2728 on unit Al.

# 9.3.10 Delta-t adjustment (R8607)

- Select the DOTS mode.
- Apply a 50 MHz sine-wave signal to Ch. A.
- Depress AUTO SET.
- Adjust the generator to a sine-wave amplitude to 6 div.
- Put the time base in position 5 ns/div.
- Adjust R8607 on unit A34 so that a continuous smooth sine-wave signal is displayed.
- Depress WRITE and check if the displayed sine-wave stays without discontinuities.

## 9.3.11 Triggering

AC/DC balance EXT TRIG input (R7022):

- Apply a 100 Hz/600 mV sine-wave to inputs Ch. A and EXT TRIG.
- Switch-on the service menu. Select CHECK & ADJ and then the menu TRIGGER Ø.
- Adjust R7022 on unit A32 so that the trigger point does not shift (max. allowed shift 0,4 div).

AC/DC balance internal triggering via Ch. A and B (R5030, R5130):

- Depress softkey NEXT in order to come in the service menu TRIGGER 1.
- Apply a 100 Hz/600 mV sine-wave signal to Ch. A and Ch. B.
- Adjust R5030 on unit A33 so that the trigger point does not shift (max. allowed shift 0,2 div).
- Depress softkey NEXT in order to come in the service menu TRIGGER 2.
   Adjust R5130 on unit A33 so that the trigger point does not shift (max. allowed shift 0,2 div).

HF REJ balance (R7019):

- Depress softkey NEXT in order to come in the service menu TRIGGER 3.
- Adjust R7019 on unit A32 so that the trigger point does not shift (max. allowed shift 0,2 div).

AUTO triggering (R7046, R7084, R7156):

- Depress softkey "NEXT" in order to come in the service menu "TRIGGER 4".
- Apply a 100 Hz/160 mV (pp) sine-wave voltage to Ch. A.
- Put R7046 on unit A32 fully counterclockwise.
- Shift the signal in the vertical mid of the screen with Y POSITION.
- Adjust R7084 on unit A32 so that the trigger point lies exactly in the vertical mid of the screen.
- Decrease the generator output signal to 0,4 div.
- Adjust R7156 on unit A32 to a correctly triggered display.
- Increase the signal amplitude to 4 div.
- Check that the trigger point lies exactly in the mid of the sine wave (max. allowed deviation + or - 0,2 div). If not readjust R7084 and R7156.

LEVEL sensitivity (R7046):

NOTE: This adjustment is also done with the use of service menu TRIGGER 4.

- Apply a sinewave voltage 100 Hz/0,4 (pp) div to Ch. A.
- Adjust R7046 on unit A32 so that the signal is just triggered.

#### AUTO/DC balance (R7036):

- Apply a 100 Hz/600 mV (pp) sine-wave to Ch. A.
- Depress softkey NEXT in order to come in the service menu TRIGGER 5 (LEVEL in mid position).
- Adjust R7036 on unit A32 so that the trigger point does not shift (max. allowed shift 0,2 div).

### Adjustment of dual triggering (R7116, R7129):

- Depress softkey NEXT in order to come in the service menu TRIGGER 6.
- Apply a sine-wave signal of 6 div (pp) and a frequency of 100 Hz approx. Adjust the frequency so that the trigger slope flashes between positive and negative triggering.
- Adjust the gap between positive and negative slope to a minimal value with R7116 on unit A32.
- Adjust the vertical symmetry between positive and negative slope in the vertical mid of the screen with R7129 on unit A32 (max. allowed deviation \* or - 0,2 div).

### EVENTS/EXT CLOCK +/~ slope balance (R7159, R7158):

- Depress softkey NEXT in order to come in service menu TRIGGER 7.
- ~ Apply a 1 kHz/50 mV sine-wave signal to the EVENTS and the Ch. A
- Exchange the coaxial leads at the connectors X7011 and X7012 on unit
- Adjust R7159 on unit A32 for a minimal trigger gap and R7158 on unit A32 for maximal trigger symmetry (around vertical mid of screen).
   Max allowed deviation + or - 0,2 div.
  - Exchange the coaxial leads at the connectors X7011 and X7012 again.
  - Depress AUTO SET in order to leave the service routine.

# LF square-wave response EXT and EVENTS inputs (R4751, R4753, R4851):

- Apply a square-wave signal of 10 kHz/3 V to input EXT TRIG.
- Select EXT as trigger source.
- Connect the probe of the measuring oscilloscope to pin 1 of mini unit A40 (on unit A32).
- Adjust R4751 on unit A31 to a straight pulse top.
- Increase the generator's square-wave amplitude to 30 V.
- Select EXT:10 as trigger source.
- Connect the probe of the measuring oscilloscope to pin 1 of mini unit &40.
- Adjust R4753 on unit A31 to a straight pulse top.
- Apply a square-wave signal of 10 kHz/3 V to input EVENTS.
- Connect the probe of the measuring oscilloscope to pin 1 of mini unit A43 (on unit A32).
- Adjust R4851 on unit A31 to a straight pulse top.

#### NOTE: R4853 on unit A31 needs no adjustment,

#### AUTO offset level (R7052):

- Apply a sine-wave voltage I kHz/100 mV to Ch. A.
- Press AUTO.
- Select 100 mV/div for Ch. A.
- Adjust R7052 on unit A32 so that the voltage at measuring point X7007 on unit A32 is 0 V (max. allowed deviation 100 mV). Voltage must be measured with a digital multimeter (d.c. voltage range).




Figure 9.6 Position of adjusting elements - top side.




Figure 9.7 Position of adjusting elements - bottom side.

# DISASSEMBLING AND ASSEMBLING

# CONTENTS

10.0	Disassembl	ling and assembling	10-1
10.1	Removing t		10-1
10.2	Replacemen		10-1
10.3			10-2
10.4			10-2
10.5	Access to	the management unit and the ccd logic unit	10-6
10.6		the adaption unit, the vertical attenuators and the	
	external t	trigger unit	10-7
10.6.1	Removing t		10-7
			10-7
10.6.3	Disassembl		10-7
10.6.4	Removing t		10-9
10.7			10-9
10.7.1	Removing t		10-9
10.7.2	Removing t		10-10
10.7.3	Removing t		10-10
10.8	Removing t		10-10
10.9	Removing t		10-10
10.10	Removing a		10-10
10.11	Removing t	the carrying handle	10-11

#### 10.0 DISASSEMBLING AND ASSEMBLING

#### 10.1 REMOVING THE INSTRUMENT COVERS

See chapter 5, section 5.2.

WARNING: The opening of the covers exposed live parts and also accessible terminals may be live.

The instrument shall be disconnected from all voltage sources before any replacement or maintenance or repair,

during which the instrument will be opened.

Capacitors inside the instrument may still be charged, even if the instrument has been separated from all voltage

sources.



To avoid shocks the high voltage capacitor C4616 on POWER 2 unit A20 at the inner side of the rearpanel has to be discharged. This can be done by connecting a 1 Mohm resistor from the node of capacitor C4616 and the EHT transformer D4601 to the chassis of the oscilloscope. This node is marked with an X in figure 10.1.

The E.H.T. cable is permanently connected to the E.H.T. unit (disconnection at C.R.T.).
When the E.H.T. cable to the post-acceleration anode of the C.R.T. is disconnected at the C.R.T. end, the E.H.T. cable must be discharged immediately by shortening it to the chassis of the oscilloscope.

#### 10.2 REPLACEMENTS

#### Standard parts

Electrical and mechanical replacement parts can be obtained through your local Philips organisation or representative. However, many of the standard electronic components can be obtained from other local suppliers.

Before purchasing or ordering replacement parts, check the parts list for value tolerance, rating and description.

NOTE:

Physical size and shape of a component may affect instrument performance, particularly at high frequencies. Always use direct-replacement components, unless it is known that a substitute will not degrade instrument performance.

#### Special parts

In addition to the standard electronic components, some special components are used.

These components are manufactured or selected by Philips to meet specific performance requirements.

Transistors and integrated circuits

Transistors and integrated circuits should not be replaced unless they are actually defective. If removed from their sockets during routine maintenance return them to their original sockets. Unnecessary replacement or switching of semiconductor devices may affect the calibration of the instrument.

When a transistor is replaced, check the operation of the part of the instrument that may be affected.

WARNING: Handle silicone grease with care. Avoid getting silicone grease in the eyes. Wash hands thoroughly after use.

Any replacement component should be of the original type or a direct replacement. Bend the leads to fit the socket and cut the leads to the same length as on the component being replaced.

#### 10.3 REMOVING THE PLUG-IN PRINTED CIRCUIT BOARDS

The plug-in boards are:

- Al Final amplifier
- A2 Display dac
- A3 Display control
- A4 Display memory
- A5 MRAM + ACL
- A6 UP board
- A7 Option
- A8 DPU control
- A9 DPU
- Al0 Option
- All ADC + T&H

These plug-in units can easily be removed (after removing the bracket and the various cables) with the aid of the red handles.

If a plug-in board is removed it can be placed on an extension board to do measurements.

For more information about the extension board see section 13.3.4.

WARNING: The plug-in boards have to be replaced at the correct locations to prevent damage.

## 10.4 REMOVING AND MOUNTING THE REAR PANEL

- Take security measures (see section 10.1).
- Unscrew the four screws marked with A in figure 10.2 and remove the profile B.
- Unscrew the four opposite screws at the bottom side and remove the profile C.

WARNING: If the profiles B and C are removed the oscilloscope may not stand on its rear side.

- Unscrew the two screws marked with D.
- Unscrew the remaining opposite screw at the bottom side.
- Pull the rear panel out of the oscilloscope and lay it down. It may be necessary to shift through the E.H.T. cable to the C.R.T.

In this situation the oscilloscope can operate and measurements can be

Because connector X4604 of unit A20 is disconnected, the high voltage is not present, so nothing can be seen on the screen. Also the power supply is not fully loaded, because the management unit

A25 is not connected.

To test the power supply under full load, the extension board for the plug in units can be used as shown in figure 10.2. It is also possible to use a dummy load.

This is specified in section 13.2.

WARNING: If the osciloscope is operating, parts of POWER I unit Al9 are at mains potential.




Figure 10.1 Removing the rear panel.




Figure 10.2 Use of the extension board for the rear panel.

To reinstall the rear panel the above mentioned steps have to be done in reverse order.

Special attention is asked for:

- The cable from the mains switch to connector X4401 on unit Al9 has to be positioned as much as possible between capacitors C4416 + C4417 and the side of the oscilloscope, to pick up the less interference from transformer T4401.
- The high voltage cable from the E.H.T. transformer should not touch transistor V4612.

#### 10.5 ACCESS TO THE MANAGEMENT UNIT AND THE CCD LOGIC UNIT

To get access to the management unit A25 and the CCD logic unit A26 the  $P^2$ CCD unit A33 and the vertical signal unit A32 can be turned up as shown in figure 10.3.




Figure 10.3 Access to the management unit and the CCD logic unit.

The vertical signal unit can be turned up as follows (see figure 10.4):

- Disconnect the six coax connectors marked with A.
- Unscrew the two screws marked with B and remove the profile,
- Unscrew the two distance pieces that were below the profile.
- Unscrew the five remaining screws.
- Turn the unit up and place it on the two supports as shown in figure 10.3.




Figure 10.4 Bottom side of the oscilloscope.

The P<sup>2</sup>CCD unit can be turned up as follows (see figure 10.4):

- Disconnect: 4 cosx connectors marked with G
  - 1 coax connector marked with D
  - 2 coax connectors marked with E
  - 2 coax connectors marked with P
  - 3 flatcable connectors at the left side of unit A33
- Unscrew the six screws of the shielding plate and remove this.
- Unscrew the four distance pieces that where below the shielding
- plate at the two sides of the board. Unscrew the remaining three screws.
- Turn the unit up and place it on the two supports as shown in figure 10.3.
- Reconnect the three flatcable connectors if desired.

In this position the oscilloscope can operate, but will not function properly. Nevertheless certain measurements can be done on the units A25 and A26.

To reinstall the boards the steps have to be done in reverse order. Care should be taken of the reconnection of the coax cables at the right points. The cables should also be repositioned as much as possible to their original positions. The two cables from the external trigger unit A31 cross each other on their way to the vertical signal unit A32.

NOTE:

If one of the coax cables should be replaced care should be taken that the length difference between this cable and cables with similar signals (e.g. balanced signals) is less than 1 cm, to avoid delay time differences.

- 10.6 REMOVING THE ADAPTION UNIT, THE VERTICAL ATTENUATORS AND THE EXTERNAL TRIGGER UNIT
- 10.6.1 Removing the adaption unit (unit A35)
  - Unscrew the two screws marked with B if figure 10.4 and remove the profile.
  - Slacken the screw between the vertical attenuators that fixes the adaption unit.
  - The unit can now be slided backwards and separated from the mounting plate.
- 10.6.2 Removing the vertical attenuator units
  - Remove the adaption unit (see section 10.6.1).
  - Disconnect the coax cables to the vertical signal unit A32.
  - Remove the bracket that fixes the two attenuators.
  - The attenuators can be slided backwards and removed.
- 10.6.3 Disassembling of a vertical attenuator unit.
  - Unscrew the two small screws that fix the shielding case and slide the case from the unit in the direction of the BNC input connector.
  - NOTES: The unit can be measured under operating conditions if it is reconnected to the adaption unit and if all wiring is connected.
    - It is strongly recommended to take notice of this chapter and belonging figure 10.5 before starting the job.




Figure 10.5 Exploded view of attenuator.

- Put the unit on your bench with the LF-p.c.b. upwards.
- Unsolder the wire of the probe detection contact from the soldering tag on the LF-p.c.b.
- Remove the capacitor between the shielding case and the soldering tag on the LF-p.c.b.
- Unsolder the four shielding cans (10) from the tags of the earth bracket (2A).
- Put the unit on your bench with the HF-p.c.b. upwards.
- Unsolder the two tags (2B) of the input earth bracket from earth bracket (17).
- Remove two screws (13) that attach the p.c.b.'s to their mounting bracket.
- Put the unit on your bench with the HF-.p.c.b. upwards and unsolder the signal tag (14) from the bracket with the input capacitors (5). This must be done very quickly in order to avoid that the input capacitors are overheated.
- The subassembly consisting of the LF and HF p.c.b. can be slided out of the mounting bracket.

NOTE: After the above actions, the 50 0hm termination resistor array on the HF-p.c.b. can be interchanged.

- The RNC-socket can be separated together with the tube and the probe detection contact from the bracket with a special tool that fits on the slotted nut (4) of the tube. More information about this tool is given in section 13.3.1. Together with the removal of the tube the separate parts 2,3 and 4 can be taken apart.

- If you want to separate the HF (11) and LF (7) p.c.b.'s, it is necessary to remove the glass reed switches from their coils. For this purpose the bracket with the input capacitors (5) must be unsoldered from the reed relays.

After this the other side of the reed relay can be unsoldered from the HF-p.c.b. and it can be slided out of the coil. Also the resistor between the bracket and the LF-p.c.b. must be unsoldered at the LF-p.c.b. Now the hardware (4x) that fixes the HF and LF p.c.b. together (9,8,12) can be removed and the BF-p.c.b. (11) with its four shielding cans (10) can be slided out of the reed relay coils (6) on the LF-p.c.b. (7).

## 10.6.4 Removing the external trigger unit

- Remove the electrical wiring to the unit.
- Remove the support besides the flatcable connector.
- Unscrew the two big screws on the outside of the bracket and slide the unit backwards to remove it.
- To disassemble the unit, unscrew the three remaining small screws, remove the bracket and slide the shielding case from the unit.

## 10.7 REMOVING THE FRONT UNIT

## 10.7.1 Removing the complete front unit

- Remove the two screws A (figure 10.6) at the upper side of the front unit,
- Slacken the two screws B.
- Carefully press the front unit via the front side out of the instrument.
- Disconnect the two flatcable connectors from the front unit.
- Remove six screws to remove the cover from the front unit.




Figure 10.6 Disassembled front unit.

## 10.7.2 Removing the knobs of the rotary controls

- Remove the knob cover.
- Slacken the internal nut.
  - Pull off the knob.

## 10.7.3 Removing the textplate

- Remove the complete front unit as described in section 10.7.1.
- ~ Remove all the knobs of the rotary controls as described in section 10.7.2.
- Remove the four special screws which fix the textplate to the unit.
   This can be done with a special tool foor slotted nuts as described under section 13.3.2.
- Remove the textplate.

NOTE: For a repair of a defective rotary control the textplate has not to be removed. Only the p.c.b. with the leds and the fototransistors has to be removed then.

### 10.8 REMOVING THE C.R.T. CONTROL UNIT (A16 + A18)

- Turn unit A33 up as described in section 10.5.
- Remove the fixation screws of unit A26 and shift the unit a little backwards.
- Remove the three C.R.T. control knobs as follows:
  - Remove the knob covers,
    - Slacken the internal screws.
    - Pull the knobs off.
- Remove the electrical wiring.
- Unscrew the two fixation screws and pull the unit backwards.

NOTE: When reinstalling the unit take care off the correct position of the marks on the caps of the knobs.

#### 10.9 REMOVING THE SOFTKEY UNIT (A17)

- Remove the front unit as described in section 10.7 until the unit is from the instrument,
- Follow the instructions given in section 10.10 until the C.R.T. is shifted backwards.
- Unscrew the two fixation screws of the unit and remove it after having disconnected the flatcables.

## 10.10 REMOVING AND INSTALLING THE CATHODE RAY TUBE

- Disconnect flatcable connector X3001 (trace rotation coil) on the C.R.T. control unit Al6.
- Remove the rear panel as described in section 10.4.
- Remove the bezel and the blue contrast filter.
- Remove the clock unit A34.
- Remove the Z-amplifier unit Al5.
- Remove the C.R.T. illumination set (1 screw).
- Slacken the tighten bolt of the C.R.T. pressing plate. This can be done through the hole in the partition on which unit Al9 is mounted.
- Remove the pressing plate.

Now the C.R.T. is only fixed by a fork piece at the front end of the C.R.T., which on its turn is pressed by a wedge. The two screws that fix the fork and the wedge can be found in the right top corner above the front side of the C.R.T. The screw that is most right up fixes the wedge; the screw that is left below it fixes the fork piece.

- Slacken the screw of the fork piece.
- Slacken the screw of the wedge.
- Pull the C.R.T. with the shielding cone carefully backwards.

Care should be taken that transistor V3003 on the C.R.T. control unit below the front end of the C.R.T. is not damaged.

- Unplug the E.H.T. plug and discharge the E.H.T. cable by shortening the plug to the chassis.
- Remove the C.R.T. together with the shielding cone.
- Remove the earthing wire and the small spring from the cone.
- Remove the shielding cone and the rubber cap.

To reinstal the C.R.T. all steps have to be done in reverse order,

#### 10.11 REMOVING THE CARRYING HANDLE

- Remove the plastic profile cover, (Item 6 in figure 10.7) which is snapped on the carrying profile (5).
- Remove the four screws (8) which fix the carrying profile to the handle arms.
- Depress the locking pins (1) and turn the carrying handle as far as possible to the upper side of the oscilloscope.
- possible to the upper side of the oscilloscope.

   Keep the locking pin of the right handle arm depressed and pull the handle arm from its bearing.
- Remove the carrying profile from the left handle arm.
- Depress the locking pin of the left handle arm and turn the latter as far as possible to the lower side of the oscilloscope,
- Keep the locking pin depressed and pull the handle arm from its bearing.




Figure 10.7 Carrying handle.

## TROUBLE SHOOTING

## CONTENTS

11.0 Trouble shooting	11-1
11.1 Introduction	11-1
11.2 Trouble shooting techniques	11-1
11.3 Trouble shooting hints	
11.4 Description of the diagnostic software	
11.5 Recalibration after repair	11-17

## 11.1 INTRODUCTION

The following information is provided to facilitate trouble shooting. Information contained in other sections of the manual should also be used to locate the defect. An understanding of the circuit is helpfull in locating troubles, particularly where integrated circuits are used. Refer to circuit descriptions for this information.

## 11.2 TROUBLE SHOOTING TECHNIQUES

If a fault appears, the following test sequence can be used to find the defective part:

- Check if the settings of the controls of the oscilloscope are correct, Consult the Operating Instructions.
- Check the equipment to which the oscilloscope is connected and the interconnection cables.
- Check if the oscilloscope is well-calibrated. If not, refer to chapter 9 "ADJUSTING PROCEDURE".
- Visually check the part of the oscilloscope in which the fault is expected. In this way, it is possible to find faults such as bad soldering connections, bad interconnection plugs and wires, damaged components or transistors and IC's that are not correctly plugged into their sockets.
- Check the circuit part in which the fault is expected: the symptom often indicates this part of the circuit. If the power supply is defective the symptom will appear in several circuit parts.

After having carried out the previous steps, individual components in the suspected circuit parts must be examined:

- Transistors and diodes. Check the voltage between base and emitter (0,7 V approx. in conductive state) and the voltage between collector and emitter (0,2 V approx. in saturation) with a voltmeter or an oscilloscope. When removed from the p.c.b. it is possible to test the transistor with an obmaneter since the base/emmiter and base/collector junctions can be regarded as diodes. Like a normal diode, the resistance is very high in one direction and low in the other direction. When measuring take care that the current from the ohmmeter does not damage the component under test. Replace the suspected component by a new one if you are sure that the circuit is not in such condition that the new component will be damaged.
- Integrated circuits. In circuit testing can be done with an oscilloscope or voltmeter. A good knowledge of the circuit part under test is essential. Therefore first read the circuit description in chapter 8 "CIRCUIT DESCRIPTIONS".

- Capacitors. Leakage can be traced with an obmmeter adjusted to its highest resistance range. When testing take care of polarity and maximum allowed voltage. An open capacitor can be checked if the response for AC signals is observed. Also a capacitance meter can be used: compare the measured value with the value and tolerance indicated in the parts list.
- Resistors. Can be checked with an ohmmeter after having unsoldered one side of the resistor from the p.c.b. Compare the measured value with the value and tolerance indicated in the parts list.
- Coils and transformers. An ohmmeter can be used for tracing an open circuit. Shorted or partially shorted windings can be found by checking the waveform response when HF signals are passed through the circuit. Also an inductance meter can be used.
- <u>Date latches</u>. To measure on inputs and outputs of data latches a measuring oscilloscope can be triggered by the clock signal which is connected to the clock input of the data latch. Check the input data lines one by one during the active edge of the clock signal.

This measurement can only be done in this way when there is an acceptable repetition time of the clock signal. A too low clock pulse repetition time results in a too low intensity of the trace on the measuring oscilloscope screen.

The outputs can easily be checked by a voltmeter or oscilloscope.

#### 11.3 TROUBLE SHOOTING HINTS

- If the oscilloscope does not operate at all then check the mains fuse and all power supply voltages.
- Try to find the unit where the failure is by accurately checking every malfunction of the oscilloscope. The block diagram (figures 6.1 and 6.2) may be of great use.
- Finding errors in certain parts can be done by using the service diagnostic software (see section 10.4).
- If there is no signal or text visible on the C.R.T. screen then check:
  - Intensity controls
  - Power supply to C.R.T.
  - Z-control
- If there are only traces visible, something will be broken in the hardware that controls the displaying of text:
  - Text intensity control
  - Z-control
  - Units A3 + A4
  - OHILD AD . II
- If text is visible but no traces, the fault can be detected as follows:
  - Disconnected all input signals to the oscilloscope.
  - Press AUTO SET.
  - Check that the oscilloscope is set to channel A only and that the time base is set to 2 ms/div.
  - Disconnect coaxial cable connector X3324 on unit A33.

- Connect a signal of 100 Hz 500 mVpp to the disconnected coaxial cable connector. This signal is applied to the ADC unit All via the coaxial cable.
- Check that the signal is visible on the C.R.T. with some distortion. The signal is not stable triggered, but changes of frequency, amplitude or waveform should become visible.
- If no traces are visible then check:
  - Trace intensity control
  - Z-control - Units A3, A4, A5, A8, A9, A11
- If the traces become visible in the way as described, the fault is in the acquisition section. This is unit A33 or one of the units between the signal inputs and A33 (A27 to A32) or in the units, which control these units (A25, A5, A26, A49, A34, A48).
- If the DPU operates properly, the signal ILØ2--IT gives regularly negative pulses.
- If the acquisition operates properly, HDOF gives regularly negative pulses. The falling edge of the pulse is the start of a new acquisition.
- If certain time base settings do not operate properly, the mode overview in section 8.33.3 may give an indication of where the fault is.

#### 11.4 DESCRIPTION OF THE DIAGNOSTIC SOFTWARE

#### 11.4.1 Introduction

The diagnostic software consists of three parts:

- the power up routine
- softkey selectable diagnostic software
- hardware selectable diagnostic software

It is recommended to read the concerning hardware description first (section 8), before using the diagnostic software.

Each part will be described in the following subsections.

#### 11.4.2 The power up routine

The power up routine is initiated every time the oscilloscope is turned on or when the microprocessor is restarted by the watchdog circuit (unit A6). It performs the following actions:

- First all leds on the front panel are turned on during 3 seconds.

- The leds REP ONLY and NOT TRIG'D are extinghuished. Now the part of the microprocessor RAM (unit A5) which does not contain data that should be retained, is tested. If the test fails, the leds stay off and the address where the failure is, is continuously read and written by the microprocessor. This makes tracing of the failure easier. - The led REP ONLY is turned on, so only led NOT TRIG'D is off. Now the part of the display ram (unit A4) which normally contains text is tested. The part with trace data can not be tested, because these data should be retained.

If the test fails, the led NOT TRIG'D stays off and the address where the failure is, is continuously read and written by the

microprocessor, as with the previous test.

- The led NOT TRIG'D is also turned on, so all leds are on. Now the part of the microprocessor ram (unit A5) that contains settings, is tested by means of a checksum test.

If a fault is found in a setting belonging to a stored trace, this

setting is cleared.

If a fault is found in a programmed front setting, the concerning front setting and all front setting which are stored at higher addresses are cleared. Because all settings are stored in time order of entrance, an "arbitrary" part of the settings is cleared. Next the actual front setting is checked. If it has a checksum fault an AUTO SET is initiated, else the oscilloscope is set according to the values found in the ram.

It is this last routine that initiates AUTO SET after power up. if

no backup batteries are installed.

- Finally the battery voltage is tested, and if it is too low. a message appears on the CRT screen. The battery check is only done in this stage of the power up routine: nowhere else during operation.

The oscilloscope is now ready for operation.

Resumed: - If the power up routine hangs up with both leds REP ONLY and NOT TRIG'D off, the microprocessor ram is defective. - If it hangs up with only led NOT TRIG'D off, the display ram is defective.

> - If stored traces or programmed front settings are cleared or an AUTO SET is initiated, while the backup batteries are OK, the contents of the microprocessor ram is destroyed. This may be caused by the oscilloscope being turned off at the moment the microprocessor was writing in the ram, but if it happens every time the oscilloscope is turned on the ram itself is broken.

NOTE: If the power up routine hangs up, the watchdog circuit on unit A6 is triggered regurlarly by the microprocessor, to prevent a new initiation of the power up routine again.




Figure 11.1 Service select menu structure.

### 11.4.3 Softkey selectable diagnostic software

If some functions of the oscilloscope do not operate properly, the softkey selectable diagnostic software can be used to detect the defective hardware circuits.

This diagnostic software also contains a number of check and adjust routines (see chapter 9).

The routines destroy the actual front setting. Therefore returning to normal operation via the softkeys generates an AUTO SET. It is always possible to return to normal operation by pressing the

green pushbutton AUTO SET.

When a routine is operative and a setting is done on the front panel, the following message is given:

Instrument in SERVICE mode.

Changes are executed, but not always correct.

This is done because settings can not be executed if the concerning hardware is controlled by the selected diagnostic routine.



After pushing the upper and the lower softkey, the SERVICE SELECT menu appears on the screen. This menu allows selection of a rauge of fault find routines and a range of check & adjust routines (see figure 11.1)

Information about the software release is given at the left side of the softkeys 5 to 7.



If FAULT FIND is selected the SERVICE FAULT FIND menu is displayed and a number of fault finding routines can be selected.

Each text can be stopped by pressing the same softkey again or by selecting another test.

In this part of the diagnostic software the traces are suppressed.

## OUTP PORT

If OUTP PORT is selected an alternating pattern of zeroes and ones with a frequency of 1,6 Hz is generated at the following output ports on the management unit A25:

Name	IC urs	Signal destination
delta-t control latch attenuator control latch A attenuator control latch B vertical signal switch latch trigger latches P CCD output control latch	D427 D409 + D411 D412 + D413 D417 D421 + D422 D436	A34 A28 + A32 A29 + A32 A33 A31 + A32 A33

This test can be used to test the proper operation of these latches and their controlling hardware by checking all the outputs with an oscilloscope.

#### 2 DACTEST>



If DACTEST is selected, the FAULT FIND DACTEST menu is displayed.

With this menu all DAC's in the acquisition section of the oscilloscope can be tested, by checking their output voltage with another oscilloscope.

Because the softkeys are only checked after a cycle of a test and the cycle can take some time (up to a few seconds), it may be necessary to keep a softkey pressed down a while to get the desired action.

#### 1 2 1 A&B OFFSET

If A&B OFFSET is selected, a sawtooth signal is generated at the outputs of the OFFSET DAGs of channel A and B (N403 and N404 on unit AZ5). During the slope of the sawtooth the digital values at the inputs of these 14 bit DAGs is incremented by 16 every time. So the 4 less significant bits are not tested. The output voltage ranges from -5 to +5 V.

Measuring points:

OSA: adaptation unit A35, X7451, pin 13 OSB: adaptation unit A35, X7451, pin 11

#### 2 2 A&B VARIAB

If A&B VARIAB is selected, sawtooth signal is generated at the output of the SHIFF-VAR. DAC (N401 on unit A25). The output voltage is sampled and held by the Sample & Hold circuits VAR A and VAR B (N413 and N416 on unit A25).

During the slope of the sawrooth the digital value at the input of the 12 bit DAC is incremented by 4 every time. So the 2 less significant bits are not tested. The output voltage of the DAC ranges from 0 V to -5 V. The input and output voltages of the S&H circuits range from -5 V to +5 V. The period is 2.5 s.

ine period is 2,5 s

Measuring points:

DAC output voltages: N410 pin 18 on unit A25 S&H input voltages: N413 or N416 pin 3 on unit A25 VGA: vertical signal unit A32, X5206, pin 11. VGB: vertical signal unit A32, X5206, pin 12

#### 1 2 3 A&B SHIFT

If ABB SHIFT is selected, a sawtooth signal is generated at the output of the SHIFT-VAR. DAC (N401 on unit A25). The output voltage is sampled and held by the Sample & Hold circuits SHIFT A and SHIFT B (N412 and N414 on unit A25).

During the slope of the sawtooth the digital value at the input of the 12 bit DAC is incremented by 4 every time. So the 2 less significant bits are not tested. The output voltage of the DAC ranges from 0 V to -5 V. The input and output voltages of the S&H circuits range from -5 V to +5 V.

### Measuring points:

DAC output voltage: N401 pin 18 on unit A25 SGH input voltages: N412 or N414 pin 3 on unit A25 SHA: vertical signal unit A32, X5206, pin 15. SHB: vertical signal unit A32, X5206, pin 9.

Note: SHA and SHB should be measured with the flatcable connector X5206 disconnected from A32. The signals can be measured on the flatcable part of the connector. If the connector is fitted, the voltages of SHA and SHB range from -6 V to +2 V.

#### 1 2 4 ---

#### 1 2 5 TRIG LEVEL

If TRIG LEVEL is selected, a sawtooth signal is generated at the output of the TRIGGER LEVEL DAG (N407 on unit A25).

During the slope of the sawtooth the digital value at the input of this 14 bit DAC is incremented by 16 every time. So the 4 less significant bits are not tested. The output voltage range from 0 V to +5 V. The period is 0,5 s.

Measuring points:

TRDULV: vertical signal unit A32, X7014, pin 11. TRLV : vertical signal unit A32, X7014, pin 23.

#### 1 2 6 EVT LEVEL

If EVT LEVEL is selected, a sawtooth signal is generated at the output of the TRIGGER EVENT DAC (N406 on unit A25).

During the slope of the sawtooth the digital value at the input of this 14 bit DAC is incremented by 16 every time. So the 4 less significant bits are not tested. The output voltage range from 0 V to +5 V.

Measuring point:

TREVLV: external trigger unit A31, X4703, pin 2,

#### 1 2 7 DELTA-T

If DELTA-T is selected, a sawtooth signal is generated at the output of the delta-t DAC (N8511 on clock unit A34).

unit A34).

During the slope of the sawtooth the digital value at the input of this 14 bit DAC is incremented by 16 every time. So the 4 less significant bits are not tested. The output voltage range from 0 V to +11 V. The top of the sawtooth is slightly clamped. The period is 160 ms.

Measuring point:

Clock unit A34, IC N8512, pin 6.

#### 1 2 8 RETURN

Return to SERVICE FAULT FIND menu.

#### 1 3 DPU

If DPU is selected, the control memory of the DPU CONTROL unit A8 is loaded with a program that is run afterwards. This brings the DPU in a steady cycle, which enables testing of the system.

On a number of output signals of the DPU CONTROL a pulse is generated (see table below). These are all the output signals to the DPU (unit A9) and the trigger address

comparator on unit A4, except TRRY and RSDU--LT. The signals can be found on connector X1402. The pulse width is 125 ns; the repetition time is 4,5 us. A11 signals are at TTL level.

Signal name	Pinnr.	Signal name	Pinnr.
DUABØØ	C20	RDDURM	C26
DUABØ1	C21	SFSRØØ	C12
DUABØ2	A21	SFSRØ1	CII
DUABØ3	C22	STRLF	C15
DUABØ4	A22	ENOFD	A18
DUABØ5	C23	CKF	C25
DUABØ6	A23	CO	C13
DUABØ7	C24	SLAM	A28
DUABØ8	C16	RSDUR-LT	C19
DUABØ9	A17	OTDIAD	C29
DUAB1Ø	C18	OEDUØØ	A29
DUAB11	C17	OEDUØ1	A31
CSDURM	A27	LEDP	C31
CKDUR1	C3	SLOFAD	C27
CKDUR2-LT	A25	CNCPCN	A15
CKDUR3	A26	FBRY	C32

The state of the signals at the testpoints of unit A8 is:

Signal name	State
TRRY	0
EC	Ø
DAVA	Ø
ILØ2LT	1

CKPL Symmetrical square wave, cycle time = 125 ns.

If DISPLAY SYS TEST is selected, the display system continuously displays the softkey text area, which can be seen as an intensified display. Traces, other text areas and miscellaneous text are not displayed. So the display system (units Al, A2, A3 and A4) is brought in a steady cycle, which enables testing of the system. See chapter 8.1 to 8.4 for the concerning hardware.

NOTE: if there is a failure in the display system, which causes the softkey text area not to be displayed, this test can not be selected in a visisble way. Nevertheless pushing the softkeys in the right sequence selects this test.

## 1 6 DISPLAY RAM TEST

If DISPLAY RAM TEST is selected, the display ram on unit A4 is tested. This ram consists of the text memory (D20)4 and D2016) and the trace memory (D2008, D2009, D2011 and D2012). In the text memory the softkey text and the miscellaneous text is not tested.

If the test is completed successfully, a message:

DISPLAY RAM test completed successfully.

is displayed.

If the test fails, all leds on the front panel start
blinking and the address where the failure is, is
continuously read and written by the microprocessor.

NOTES: - this test destroys the contents of the trace memory, so after the test all traces are lost. - as with the DISPLAY SYS TEST (see above), this test can be selected by pushing the softkeys in the right sequence, in case of a display failure.


1 8 RETURN

Returns to SERVICE SELECT menu.

. . . .

11

### 3 CHECK & ADJ>




If CHECK & ADJ is selected, the CHECK & ADJ menu is displayed and a number of adjust routines can be selected.

Each routine is only operative if it is displayed.

See section 9.3 for detailed information about the use of the adjust routines,

#### 3 1 VERTICAL>



If VERTICAL is selected, the CHECK & ADJ VERTICAL menu is displayed.

Information about the activated adjust routine for the vertical section of the oscilloscope is given at the left side of the softkeys 1 to 4.

The sequence number of the routine is displayed in the top of the menu behind "VERTICAL".

#### 3 1 5 NEXT

Activates and displayes the vertical adjust routine with the next higher sequence number.

#### 3 1 6 PREVIOUS

Activates and displayes the vertical adjust routine with the next lower sequence number.

- 3 1 7 --
- 3 1 8 RETURN

Return to SERVICE CHECK & ADJ menu.

"TRIGGER".

- 3 2 ---
- 3 3 TRIGGER>



If TRIGGER is selected, the CHECK & ADJ TRIGGER menu is displayed. Information about the activated adjust routine for the trigger section of the oscilloscope is given at the left side of the softkeys 1 to 4. The sequence number of the routine is displayed in the top of the menu behind

3 3 5 NEXT

Activates and displays the trigger adjust routine with the next higher sequence number.

3 6 PREVIOUS

Activates and displays the trigger adjust routine with the next lower sequence number.

- 3 3 7 --
- 3 3 # RETURN

Return to SERVICE CHECK & ADJ menu.

3 4 -

### 3 5 DISPLAY>



If DISPLAY is selected, the CHECK & ADJ DISPLAY menu is displayed. Information about the activated adjust routine for the display section of the oscilloscope is given at the left side of the softkeys 1 to 4. The sequence number of the routine is displayed in the top of the menu behind "DISPLAY".

#### 3 5 5 NEXT

Activates and displays the display adjust routine with the next higher sequence number.

## 3 5 6 PREVIOUS

Activates and displays the display adjust routine with the next lower sequence number.

- 3 5 7 --
- 3 5 8 RETURN

Return to SERVICE CHECK & ADJ menu.

- 3 6 --
- 3 7 --
- 3 8 RETURN

Return to SERVICE CHECK & ADJ menu.

4 --

#### 8 RETURN

Return to normal operation. When m routine is still operative the following message is given: Changes are executed, but not always correct. This is done because settings can not be executed if the concerning hardware is controlled by the selected diagnostic. Therefore this way of returning to normal operation is not recommended.

## 11.4.4 Hardware selectable diagnostic software

By changing over the service switches on unit A6, a number of service routines can be selected, which are suitable to test the hardware. For some routines not all hardware is needed. So these tests can be used by starting with the minimum required hardware and as long as the routines operate correctly more hardware can be connected until the routines do not operate anymore. The last connected hardware will be broken then.

The table below gives an overview of the tests.

Test		e switc X1706	hes X1707	X1716	Minimum require hardware
Normal operation RAM test Front + output ports	down down up	down up down	down down down		a11 A5 + A6 A5 + A6 + A8 +
Address range	110	un	up	removed	frontpanel

NOTES: - Figure

- Figure 11.2 shows the service switches in normal operation position.
- If X1716 is not fitted in normal operation, the oscilloscope may operate normally, but it is possible that it does not start up under certain conditions, because the watchdog circuit is disabled.

The RAM TEST enables testing of the microprocessor ram on unit A5. The test is a cyclic sequence that consists of the following parts:

- All leds on the frontpanel are turned on during 3 seconds.
- All leds are turned off, except the led ALIASED.
- The microprocessor ram is written with a certain pattern in a certain sequence.
- The led REP ONLY is turned on.
- The controls of the microprocessor ram is read back and checked. If the contents is OK, all leds are turned on during 3 seconds, etc. If the contents is wrong, all leds start blinking with a frequency of about 2 Hz and the address where the failure is, is continuously read and written by the microprocessor.

The FRONTPANEL AND OUTPUT PORTS TEST enables the testing of the frontpanel and the output ports, which can not be tested by the softkey selectable output port test (see section 11.4.3). When the test is started all leds on the frontpanel start blinking with a frequency of about 2 Mz.

After pushing a pushbutton, the softkeys included, or turning a rotary switch all leds are turned off.

Now the three leds ALIASED, REP ONLY and NOT TRIG'D form the display of a three byte binary counter. The counter counts the opening or closing of every pushbutton switch on the frontpanel as well as the level changes of the outputs of the rotary switches as they are turned. The counter counts always up, independent of the turning direction of the rotary switches.




Figure 11.2 Location of service switches.

While the front test is started by pushing a button or turning a rotary switch, the output port test is also started. This test writes an alternating pattern to hardware that is selected by signals with the following names:

Unit	Signal name	IC numbers
A2	WRVEPOLT	D2314 + D2316
A2	WRHOPOLT	D2317 + D2318 + D2332
A3	WRDPSTLT	D2119
A3	WRPSDPLT	D2103 + D2104
A3	WRDPPALT	D2106 + D2107
A.3	WRHOVRLT	D2108
A5		D1807
A8	SLOT2	D1419
A8	SLOT4	D1421 + D1422

At the outputs of mentioned latches a symmetrical square wave appears with a repetition time of about 270 us. Furtheron the alternating pattern is written to the following hardware:

	Daguar manc	IC numbers
A3	Z + Interrupt timer	D2126
A5	Slow time base logic	D1801
A5	Acquisition control logic	D1802
A8	Control memory	D1426 + D1427 + D1428 + D1429

NOTE: - This to

Signel name

- This test can be done without unit A8 fitted, if a diode link is made between MYSLØ3LT (pin B6) and DATRAKLT (pin C8) on connector XI701. The anode of the diode should be connected to pin C8.

The ADDRESS RANGE TEST writes and reads in sequence the hexadecimal code 5555 to all addresses, followed by the same sequence with hexadecimal code AAAA.

The complete test takes about 74 seconds and is repeated automatically. Each address is read immediately after it is written. The read data are not checked.

During this test all levels of the lines of the microprocessor busses should change regularly.

NOTES:

Unit

- Data and address bus lines to other units via the motherboard (unit Al2) only change if the address range outside unit A6 is addressed.
- This test can also be run with unit A6 removed from the oscilloscope and supplied by an external 5 Volt power supply.

## 11.5 RECALIBRATION AFTER REPAIR

After an electrical component has been renewed the calibration of that particular circuit should be checked, as well as the calibration of other closely-related circuits.

Since the power supply affects all circuits, calibration of the entire instrument should be checked if work has been done in the power supply or if the transformer has been renewed.

# HANDLING OF COMPONENTS AND SOLDERING TECHNIQUES

## CONTENTS

12.0	Handling of components and soldering techniques	12-1
12.1	Handling of components	12-1
	Standard parts	12-1
	Special parts	12-1
12.1.3	Transistors and integrated circuits	12-1
12.1.4	Static sensitive components	12-2
	Handling of MOS devices	12-2
	Storage and transport	12-2
	Testing or handling	12-2
12.2.3	Mounting	12-2
12.2.4	Soldering	12-2
12.2.5	Static charges	12-3
12,2,6	Transient voltages	12-3
	Voltage surges	12-3
12,3	Soldering techniques	12-3
12.3.1	Soldering and desoldering of surface mounted devices	12-4

## 12.0 HANDLING OF COMPONENTS AND SOLDERING TECHNIQUES

### 12.1 HANDLING OF COMPONENTS

#### 12.1.1 Standard parts

Electrical and mechanical parts replacements can be obtained through your local PHILIPS organisation or representative. However, many of the standard electronic components can be obtained from other local suppliers. Before purchasing or ordering replacement parts, check chapter 15 "PARTS LISTS" for value, tolerance, rating and description.

NOTE: Physical size and shape of a component may affect instruments performance, particularly at high frequencies.

Always use direct replacement components, unless it is known that a substitute will not degrade the instruments performance.

## 12.1.2 Special parts

In addition to the standard electronic components, some special components are used:

- Components, manufactured or selected by PHILIPS to meet specific performance requirements.
- Components which are important for the safety of the instrument.

ATTENTION: Both type of components may only be replaced by components obtained through your local PHILIPS organisation or representative.

## 12.1.3 Transistors and integrated circuits

- Return transistors and I.C.'s to their original positions, if removed during routine maintenance.
- Do not renew or switch semi-conductor devices unnecessary, as it may affect the calibration of the instrument.
- Any replacement component should be of the original type or a direct replacement. Bend the leads to fit in the socket or pcb-holes and cut the leads to the same length as on the component being renewed.
- When a device has been renewed, check the operation of the part of the instrument, that may be affected.
- When re-installing power-supply transistors, use silicon grease to increase the heat-transfer capabilities.

WARNING: Handle silicon grease with care. Avoid contact with the eyes. Wash hands thoroughly after use.

# 12.1.4 Static sensitive components

This instrument contains electrical components (like for example the  $P^2(\mathbb{CD})$  that are suspectible to damage from static discharge. Servicing static-sensitive assemblies or components should be performed only at a static-free work station by qualified service personnel.

## 12.2 HANDLING OF MOS DEVICES

Though all our MOS integrated circuit incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

CAUTION: Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

# 12.2.1 Storage and transport

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or a special IC carrier that either short-circuits all leads or insulates them from external contact.

## 12.2.2 Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord to a chain. Commect all testing and handling equipment to the same surface, Signals should not be applied to the input while the device power supply is off. All unused input leads should be connected either to the supply voltage or to ground.

## 12.2.3 Mounting

Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printed-circuit board, the person mounting the circuit should touch the board before bringing the MOS circuits into contact with it.

## 12.2.4 Soldering

Soldering iron tips, including those of low voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted, the proper handling precautions should still be observed. Until the sub-assemblies are inserted into the complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape is put on the circuit board terminals.

### 12.2.6 Transient voltages

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed circuit boards with MOS devices, from test sockets or systems with power on.

### 12.2.7 Voltage surges

Beware of voltage surges due to switching electrical equipment ON or OFF, relays and d.c. lines.

#### 12.3 SOLDERING TECHNIQUES

#### Working method:

- Carefully unsolder one after the other the soldering tags of the semi-conductor.
- Remove all superfluous soldering material. Use a sucking iron or sucking litze wire.
- Check that the tags of the replacement part are clean and pre-tinned on the soldering places.
- Locate the replacement semi-conductor exactly on its place, and solder each tag to the relevant printed conductor on the circuit board.
- NOTE: Bear in mind that the maximum permissible soldering time is 10 seconds during which the temperature of the tags must not exceed 250°C. The use of solder with a low melting point is therefore recommended.

Take care not to damage the plastic encapsulation of the semiconductor (softening point of the plastic is 150°C).

ATTENTION: When you are soldering inside the instrument it is essential to use a low-voltage soldering iron, the tip of which must be earthed to the mass of the oscilloscope.

#### Suitable soldering irons are:

- ORYX micro-miniature soldering instrument, type 6 A, voltage 6 V, in combination with PLATO pin-point tip type 0-569.
- ERSA miniature soldering iron, type minor 040 B, voltage 6 V.
- Low voltage mini soldering iron, type 800/12 W-6 V, power 12 W, voltage 6 V, order no. 4822 395 10004, in combination with 1 mm pinpoint tip, order no. 4822 395 10012.

Ordinary 60/40 solder with core and 35- to 40 W pencil type soldering iron can be used to accomplish the majority of the soldering. If a higher wattage-rating soldering iron is used on the etched circuit boards, excessive heat can cause the etched circuit wiring to separate from the board base material.

## 12.3.1. Soldering and desoldering of surface mounted devices

## Introduction

This description gives you a method for replacing surface mounted devices (S.M.D.'s) and incorporates subjects such as:

- required tools and materials.
- how to arrange the S.M.D.-workshop. (see figure 12.1).
- general hints for S.M.D.-handling.
- interchanging S.M.D.'s with two or three connections.
- interchanging S.M.D.'s with four or more connections.




Figure 12.1 Arrangement of working area for S.M.D. exchange.

### Required tools and materials

The following tools are necessary:

- A hot-air soldering/desoldering station for components with two or three leads: Weller AG 700 pick-a-chip.
- A vacuum, temperature controlled, soldering/desoldering station for components with four or more connectious: Weller DS 701 EC.
- Desoldering accessories that can be attached to the Weller DS 701 EC-equipment: for dual-in-line S.M.D.'s VSO 14 and VSO 16 (with 14 and 16 connections such as used on the HF-attenuator p.c.b.) the types with Weller ordering code 587 13 701 and 587 13 702. For dual-in-line S.M.D.'s VSO 40 (with 40 connections such as used on the LCD-unit) the type with Weller ordering code 587 13 703. For QFP 24 S.M.D.'s (such as used on the time base chip unit) the type with Weller ordering code 587 13 704.
- A working area that has been secured against electro static discharge (E.S.D.).
- A pair of tweezers.

NOTE: The Weller equipment can be ordered via your local Weller-dealer.

The following material is necessary:

- "Fluittin" solder diameter of 0,8 mm, 15/35, Sn Pb 60.
- Solder paste 026.
- Components. Since not all the components are marked, they must be kept in their original packing in order to avoid interchanging them.
- Desoldering braided wire.

## General hints for S.M.D.-mounting.

- Protection against E.S.D.: since the working area must be suitable for repair of MOS-devices, some precautions must be taken (see figure 12.1)
  All repairs must be done earthened which means that the repair surface, the soldering iron and the technician must be connected to the earth potential. This is achieved by using a C-MOS antistatic mat that must be connected to earth. The service-technician is
- connected to earth by wearing an antistatic wristband.

  Components: desoldered components cannot be used again since desoldering is done at a temperature of 350 degrees Celcius while they can only whitstand 240 degrees Celcius for max. 10 sec. Keep the new components as long as possible in their original packing in order to avoid damage and mixing up new and old S.M.D.'s.
- For an optimal supply of heat a working area must be used that does not lead away the heat: the antistatic mat in figure 12.1 meets this requirement.

#### Interchanging S.M.D.'s with two or three connections.

IMPORTANT: Before removing the component, observe very carefully its position in order to aviod that the new component is installed upside-down. This is especially important for capacitors where the metallisation at both ends is longer at the p.c.b. side than at the top side.

Use the equipment Weller AG 700 pick-a-chip and proceed as follows:

- Heat the component up equably with hot air of 350 degrees Celcius.
  - Remove the component with a pair of tweezers.
  - Clean the p.c.b. tracks, on which the new component has to be soldered, with braided wire or with the use of the vacuum desoldering equipment DS 701 EC.
  - Put solder paste on the connections of the new component and position it on the p.c.b..
  - Solder the component on to the p.c.b. with the solder described in the materials list. Soldering temperature must be 240 degrees Celsius, soldering time must not exceed 3 sec. per connection. The tip of your soldering iron must not touch the component, but must touch the p.c.b. track close to the component

#### Interchanging S.M.D. s with four or more connections.

Use the equipment Weller DS 701 EC and attach a suitable desoldering piece (VSO 14, VSO 16, VSO 40 or OFP 24). Then proceed as follows:

- Adjust the desoldering temperature to 350 degrees Celcius and place the desoldering piece on the IC that has to be removed. Take care that all connections of the IC are equally heated up).
- Switch the vacuum on and lift the component from the p.c.b.
- Clean the p.c.b. tracks, on which the new component has to be soldered, with braided wire or with the use of the vacuum desoldering equipment DS 701 EC.
- Put solder paste on the connections of the new component and position it on the p.c.b.
- Position the component by soldering first the outside connections in a crosswise manner. Soldering temperature must be 240 degrees Celcius, Keep the soldering time as short as possible.
- Solder now the other connections.
- If necessary you must remove superfluous rests of solder with the use of braided wire.

# SERVICE TOOLS

## CONTENTS

13.0	Service tools	13-1
13,1	Recommended test and calibration equipment	13-1
13.2	Dummy load for power supply	13-3
13,3	Special tools	13-5
	Special tool for removal of ENC input connectors	13-5
	Special tool for removing	13~5
	Special tool for removing the S.M.D. modules from the p.c.b.'s	13-6
	Extension board for the units Al All and A20	13-6
	Special tool for renewing integrated circuits (DIL package)	13-6
13,4	Trimming kit	13-6

# 13.1 RECOMMENDED TEST AND CALIBRATION EQUIPMENT

Type of instrument	Specification	Used for	Example of required instruments
1. Constant amplitude sine-wave generator.	Freq, 50 kHz 250 MHz Voltage 10 mV 5 V	Bandwidth check of vertical channels and triggering	Tektronix SG503
2. Time marker generator	Repetition rate 5 s 5 ns	Checking and adjusting of time base sweep rates including MAGN X10.	Tektronix TG501.
3. Square-wave calibration generator	Rise-time faster then 1 ns Voltage 10 mV up to (for prerefe- rence) 30 V Duty cycle 50%	Checking and adjusting of square-wave response of vertical channels and triggering	Generator with additional attenuators partly PG506.
4. LF sine-wave /sqwave generator	Sine-wave Freq.: 1 Hz 1 MHz Voltage: 0 30 V	Checking the LF trigger sensitivity	Philips PM5131
	Square-wave Freq.: 1 Hz 1 MHz Voltage: 0 30 V Rise time: faster then 100 ns	Checking and adjusting sq wave response of for instance attenuator unit	
5. Cables, T-piece, terminations and 10:1 attenuator for the generators	General Radio types for fast rise-time sq wave and high frequency sine- wave.	see point 1 and 3	
	BNC-type for other	see point 2 and 4	

applications.

13

Type of instrument	Specification	Used for	Example of required instruments
6. Dummy probe 2:1	1 MOhm +0,1%//14 pF	Check of input capacitance	
7. Trimming tool		Adjustments	Philips SBC317 (ord. number 4822 310 50095)
8. Variable mains transformer.	Well-insulated Output voltage	Checking influence of mains voltage variations and adjustment of power supply.	Philips ord. number 2422 529 00005
9. Oscilloscope	The bandwidth must be the same or higher than the bandwidth of the instrument under test.	Checking and adjusting the instrument under test	Philips PM3295
10.Digital multimeter	Wide voltage, current and resistance ranges. Required accuracy 0,1%	Checking and adjusting the instrument under test	Philips PM2718
11.ENC probe tip adapter			Philips 5322 263 50022
12.BNC benena adapter	The state of the state control and state of the state control and	Checking the variable gain balance.	Philips PM 9051
13.Stabilized power supply	0-12 V d.c./ 1 mA	Checking the penlift signal of the plot output.	Philips PE 1535
14.Plot out cable DIN/ 6x banana	-	Checking and adjusting of the plot output.	Philips
	2451050 MHz	Checking the trigger sensi- tivity at 300 MHz.	Tektronix SG 504

## 13.2 DUMMY LOAD FOR POWER SUPPLY (unit A20)

Information for an easy access to the power supply and for safe working conditions can be found in chapter 10 "DISASSEMBLING AND ASSEMBLING". This chapter also explains how to measure the power supplies in working condition. The position of the rear side panel of the oscilloscope under te

The position of the rear side panel of the oscilloscope under test is also indicated in chapter 10.

In order to be able to determine whether a certain fault condition is initiated by the power supply itself or by the connected oscilloscope circuits, a dummy load is listed in the table below. The table gives also an example of the resistor types that can be used to compose the dummy load: the resistors can be ordered at Concern Service.

The dummy load resistors must be mounted on a p.c.b. and connected via a (flat) cable to X4604 on unit A20 (mounted on rear side panel). The connector pins are also given in the diagram of chapter 8.20. Electrolytic capacitors in the dummy load are not necessary because of the capacitive values present on the power supply unit itself.

Supply Voltage	Connector pin(s) X4604 (A20)	Output Current	Power dissi- pation	Dummy load
+5 V (+5 D)	30A-30C-31A- 31C-32A-32C	5 A	25W	10 resistors of 10 Ohm, 4 W in parallel: 4822 112 21054
-5 V (-5 D)	13A-13C-14A- 14C-15A-15C	2,2 A	11 W	4 resistors of 10 0hm, 4 W: 4822 112 21054 and 1 resistor of 39 0hm, 4 W: 4822 112 21069 in parallel
+7 V	16A-16C	550 mA	3,9 W	2 resistors of 27 Ohm, 4 W: 4822 112 21065 in parallel
-7 ♥	17A-17C	1,2A	8,4 W	2 resistors of 12 Ohm, 7 W: 4822 112 41056 in parallel
+14 V	20A-20C-21A- 21C	1,2A	16,8 W	2 resistors of 27 Ohm, 11 W: 4822 112 31065 and 1 resistor of 100 Ohm 4 W: 4822 112 21081 in parallel
-14 V	18A-18C-19A- 19C	1A	14 W	2 resistors of 8,2 Ohm, 4 W: 4822 112 21052 in parallel, with 1 resistor of 10 Ohm 11 W: 4822 112 31054 in series
+19 ♥	23A-23C	150 mA	2,9 W	1 resistor of 100 Ohm, 4 W: 4822 112 21081 in series with 27 Ohm , 4 W: 4822 112 21065
-19 V	22A-22C	250 mA	4,8 W	2 resistors of 150 Ohm, 4 W: 4822 112 21085 in parallel
+40 V	24A-24C	120 mA	4,8 W	1 resistor of 330 Ohm, 7 W: 4822 112 41094
+100 V	12 A	20 mA	2 W	1 resistor of 4,7 kOhm, 4 W: 4822 112 21125
\$6,3 V a.c filament C.R.T.	X4602 pins 3 and 1	250 mA	1,6 W	lamp 6,3 V 250 mA: 4822 134 40007

# 13.3.1 Special tool for removal of ENC input connectors

A special tool is available for removal of the nuts that secure the input ENC-counectors (service ordering code 5322 395 54023). Information how to use this tool is given in chapter 13.3.2. For those who want to make such a tool, a sketch is given with dimensions in mm in figure 13.1. The material is silversteel N094, tempered 40-45 RC.




Figure 13.1 Dimensional drawing of tool for BNC input sockets.

13.3.2 Special tool for removing the small rotary knobs of the front panel.

A special tool is available for removing and fixing the small knobs, ordering number 5322 395 54024.
This can also be done with a normal screwdriver as described in

chapter 10.

For those who want to make such a tool, a sketch is given below with the dimensions in mm.

The material is silversteel NO94, tempered 40-45RC.




Figure 13.2 Dimensional drawing of tool for slotted nut.

13

13.3.3 Special tool for removing the S.M.D. modules from the p.c.b.'s

To remove the S.M.D. modules from the vertical signal unit A32, CCD logic A26,  $^{\rm PC}$ CCD unit A33 and from the clock unit A34, a special cutnipper must be used for instance:

Lindström - Eskilstuna - Sweden type 3511 or Erem - Geneve - type 504AE/110 (oblique cutnipper). Service ordering number: 5322 395 90564

13.3.4 Extension board for the units Al ... All and A20

For test and repair purposes the unit Al ... All or A20 can be plugged in their connectors via an extension board available under codenumber 5322 216 51153

The position of the rear side panel with unit A20 connected to the management unit A25 via the above mentioned extension card is

13.3.5 Special tool for removing integrated circuits (DIL package)

For cutting the connection pins of integrated circuits a special cutnipper is available under ordering number 5322 395 71004

13.4 TRIMMING KIT SBC 317 4822 310 50095

indicated in chapter 10.

The SBC 317 Trimming Kit matches every current trimming requirement on all products. The set contains 27 pieces (22 different bits, plus 3 bit holders and 2 extension pieces). The insulated holders and extension pieces make it easy to reach into a chassis and make accurate adjustments, without wasting time or risking shocks. The SBC 317 Trimming Kit is packed in a flat transparent case. Several of the most commonly required bits are duplicated. In addition, a spare set of 8 bits is separately available as replacement (4822 310 50016).



Figure 13.3 Trimming tool kit.

# SAFETY INSPECTION AND TESTS AFTER REPAIR AND MAINTENANCE

# CONTENTS

14.0	Safety inspection and tests after repair and maintenance in	
14.0		1, .
	the primary circuit	
	Safety inspection and tests	
14.1.1	General directives	14-1
14.1.2	Safety components	14-1
	Checking the protective earth connection	
14.1.4	Checking the insulation resistance	14-1
14.1.5	Checking the leakage current	14-1
	Voltage test	
14.2	Instrument replacing	14-2

#### 14.0 SAFETY INSPECTION AND TESTS AFTER REPAIR AND MAINTENANCE IN THE PRIMARY CIRCUIT

#### 14.1 SAFETY INSPECTION AND TESTS

#### 14.1.1 General directives

- Take care that the creepage distances and clearances have not been reduced.
- Before soldering, the wires should be bent through the holes of solder tags, or wrapped around the tag in the form of an open U, or, wiring ridigity shall be maintained by cable clamps or cable lacing.
   Replace all insulating guards and -plates.

## 14.1.2 Safety components

Components in the primary circuit may only be renewed by components selected by PHILIPS, see also clause 12,1,2,

## 14.1.3 Checking the protective earth connection

The correct connection and condition is checked by visual control and by measuring the resistance between the protective lead connection at the plug and the cabinet/frame. The resistance shall not be more than 0,1 Ohm. During measurement the mains cable should be removed from the mains. Resistance variations indicate a defect,

#### 14.1.4 Checking the insulation resistance

Measure the insulation resistance at U = 500V dc between the mains connections and the protective lead connections. For this purpose set the mains switch to ON. The insulation resistance shall not be less than 2 MOhm.

NOTE: 2 MOhm is a minimum requirement at 40°C and 95% Relative Humidity, Under normal conditions the insulation resistance should be much higher (10 ... 20 Mohm).

### 14.1.5 Checking the leakage current

The leakage current shall be measured between each pole of the mains supply in turn, and all accessible conductive parts connected together (including the measuring earth terminal)

The leakage current is not excessive if the measured currents from the mentioned parts does not exceed 0,5 mA rms.

## 14.1.6 Voltage test

The instrument shall withstand, without electrical breakdown, the application of a test voltage between the supply circuit and accessible conductive parts that are likely to become energized. The test potential shall be 1500 V rms at supply-circuit frequency, applied for one second.

The test shall be conducted when the instrument is fully assembled, and with the primary switch in the ON position.

During the test, both sides of the primary circuit of the instrument are connected together and to one terminal of the voltage test equipment; the other voltage test equipment terminal is to be connected to the accessible conductive parts.

### 14.2 INSTRUMENT REPACKING

If the instrument is to be shipped to a Service Centre for service or repair, attach a tag showing the full addres and the name of the individual at the users firm that can be contacted. The Service Centre needs the complete instrument, its serial number and a fault description. If the original packing is not available, repack the instrument in such a way that no damage occurs during transport.

#### PARTS LISTS

# CONTENTS

15.0	Parts lists	15-1
15.1	Mechanical parts	15-1
	Mechanical + electrical parts front side	15-1
	Mechanical + electrical parts rear side	15-4
	Carrying handle and housing	15-6
15.1.4	Internal mechanical parts for front unit	15-8
15.1.5	C.R.T. fixing materials	15-9
		15-10
	Cables and connectors	15-12
	Flat cables and connectors	15-12
15.3.2	50 Ohm cables	15-12
15.3.3	50 Ohm coax-connector socket	15-12
	P.c.b. EURO connectors	15-13
15.3.5	Ribbon cable connectors	15-13
15.3.6	Other connectors	15-13
15.4	Electrical parts	15-14
15.5	Miscellaneous parts	15-101
15.6	Mains cords	15-102
15.7		15-102

Ordering number

## 15.0 PARTS LISTS

#### SUBJECT TO ALTERATION WITHOUT NOTICE

In this chapter the mechanical and electrical parts are listed.

The item numbers of the parts are indicated in the figures of this chapter.

The opening of parts, or removal of covers, is likely to expose live conductors. The instrument should therefore be disconnected from all voltage sources before any opening of parts or removal of covers is started.

During and after dismantling, bear in mind that capacitors in the instrument may still be charged even if the instrument has been separated from all voltage sources.

### 15.1 MECHANICAL PARTS

Item Oty/, Description

S11

SOFTKEY 8

15.1.1 Mechanical + electrical parts front side (figure 15.1)

Trem	instr.	, Deper	order and manufer
1	1		pushbutton cover for: 5322 414 20186
			AUTO SET
2	11		pushbutton cover (12,5 x 6,5) for: 5322 414 60037
		S4224	
			VERTICAL MODE
			VERTICAL COUPLING
			SAVE/PLOT
			HORIZONTAL MODE
			MAGNIFY
			DISPLAY
			FRONT NO
			TRIGGER DELAY
			TRIGGER COUPLING
		\$4227	TRIGGER SOURCE
3	8	Brown	pushbutton cover (12,5 x 6,5) for: 5322 414 20185
		\$4	SOFTKEY 1
		\$5	SOFTKEY 2
		S6	SOFTKEY 3
		S7	SOFTKEY 4
		S8	SOFTKEY 5
		S9	SOFTKEY 6
		S10	SOFTKEY 7

15-2				
	Item	Qty/.	Description	Ordering number
	4	4	Brown pushbutton cover assembly (6,5 x 6,5) with led window for: \$4233 WRITE \$4234 LOCK \$4231 EXT CLOCK \$4237 NEG SLOPE \$2 DOTS	5322 414 60038
			S3 SMOOTH	
	5	2	Brown pushbutton cover and switch (6,5 x 6,5) for: 84236 CLEAR 84232 URQ	5322 276 11856
	6	3	Brown UP/DOWN-control cover (18 x 6,5) and switch for: \$4238 A AMP/DIV \$4239 B AMP/DIV \$4241 TIME/DIV	5322 277 10878
	7	10	Brown knob dia 14 mm for rotary controls: CURSOR 1st CURSOR 2nd SRIFT A SHIFT B VARIABLE B Y-POSITION X-POSITION X-POSITION X-PAND	5322 414 30062
	8	10	LEVEL  Brown cover for 14 mm knob for rotary	5322 414 70015
	9 .	1	controls:	5322 218 41032
	10	3.	Key unit (12 keys with numbered covers)  Brown knob dia 10 mm for: R1 ILLUM R3 INTENS TRACE R5 INTENS TEXT	5322 414 30044
	11	3	Brown cover + 1ine for: R1 - R3 and R5	5322 414 70016
	12	2	Illumination lamp El and E2 (28 V - 80 mA)	5322 134 40534
	13 14	1	Illumination lampholder Illumination lamp unit including cable	5322 255 24015 5322 218 41033
	15 16 17 18	1 1 1	POWER ON knob Spring for POWER ON knob POWER ON ledholder POWER ON led CQW54-VI H1	5322 414 60142 5322 492 41354 5322 255 40231 5322 130 32704

19	7	Led CQY54-A-2 for: UNCAL A	4822	130	31128
20	1	XI CAL BNC output socket	5322	267	10004
21	4	BNC input socket for:	5322	267	10191
		X2 A X3 B X4 EVENTS/EXT CLOCK X6 EXT TRIG			
22	1	Knurled nut for earth connector X5	5322	505	14178
23	1	Thread end for earth connector X5	5322	535	84446
24	1.	Front text plate (with adhesive backside)	5322	455	11009
25	1	Textplate under C.R.T. (with adhesive backside)	5322	455	11008
26	.1	Textstrip above C.R.T. (with adhesive backside)	5322	455	11007
27	1	Blue contrast filter	5322	450	60976
28	1	Bezel (window for contrast filter)	5322	450	60977
29	2	Spring for bezel	5322	492	63719
30	1	Plastic front frame	5322	447	91377
-	1	Front cover (without inner plate)	5322	447	91378
-	1	Inner plate of front cover	5322	447	91376




Figure 15.1 Mechanical parts front side.

# 15.1.2 Mechanical + electrical parts rear side (figure 15.2 and 15.3)

Item	Qty/. instr.	Description	Ordering	number
1	4	Distance piece for rear foot	5322 462	50385
2	2	Rear foot (without rubber feet)	5322 462	41135
3	4	Rubber foot for rear foot	5322 462	40765
3 4 5 6 7	4	Screw for rear foot	5322 502	12882
5	4	Distance peace for rear foot	5322 532	24591
6	4	Washer	5322 532	14593
7	4	Spring washer	4822 530	80163
8	1	Cover for battery holder	5322 462	40766
9	2	Battery holder	5322 256	64014
10	1	Rear textplate	5322 447	91374
11	1	PLOT output socket X17	4822 267	40039
12	1	Power inlet X19	5322 265	20353
13	1	(Fuse holder + mains input socket) Fuse 2,5 A TZ F1	4822 253	30026
14	1	Fan Ml	5322 361	10453
15	1	Fan protection grid	5322 466	30269
16	2	Rear profile (without strip and groun- ding joint)	5322 466	61552
17	70cm	HF grounding joint for rear profile	5322 466	61551




Figure 15.2 Mechanical parts rear side.




Figure 15.3 Mechanical parts rear side.

# 15.1.3 Carrying handle and housing (figure 15.4 and 15.5)

# Carrying handle

Item	Qty/. instr.	Description	Ordering number
1	2	Locking pin	5322 535 74401
2	2	Spring	5322 492 54155
3	1	Handle arm left	5322 498 50225
4	1	Handle arm right	5322 498 50226
5	1	Metal carrying profile	5322 466 61554
6	1	Plastic carrying profile cover	5322 466 61555
7	1	Textstrip	5322 455 11011
8	4	Screw	4822 502 10064

# Housing

Item	Qty/. instr.	Description	Ordering number
9	2	Beige side profile (left or right)	5322 466 61553
10	2	Beige handle ring	5322 498 50242
11	1	Top cover	5322 462 71475
12	4	Fixing part for pouch (top side)	5322 462 71476
13	1	Bottom cover	5322 447 91375
14	4	Foot (bottom mide)	5322 462 50325




Figure 15.4 Carrying handle.




Figure 15.5 Housing.

# 15.1.4 Internal mechanical parts for front unit (figure 15.6)

	Item	Qty/. instr.	Description	Ordering	number
	1 2 3 4	10 10 10 10	Prism for rotary shaft encoder Lock for rotary shaft encoder Rotary shaft encoder Fixture for leds and fototransistors	5322 256 5322 532 5322 535 5322 256	51869 91823
	5 6 7 8	4 4 6 6	Nut for textplate Spacer for textplate Distance piece M3 x 5 (between units) Distance piece M3 x 20	5322 505 5322 532 5322 535 5322 535	21284 92336
2 3	4 1		5 8 7		

Figure 15.6 Mechanical parts front unit.

# 15.1.5 C.R.T. fixing materials (figure 15.7)

Item	Qty/. instr.	Description	Ordering number
1	1	C.R.T. socket X1504	5322 255 40502
2	1	Earthing spring for C.R.T. shielding	5322 492 63718
3	6	Gummi parts in C.R.T. shielding	5322 466 61556
4	1	Plastic/rubber pressure support for C.R.T.	5322 462 41136
5	3	Gummi parts around C.R.T. front	5322 532 11588
6	1	Plastic clamping fork for front side of C.R.T.	5322 401 11112
7	1	Metal wedge for front side of C.R.T.	5322 535 20072
8	1	Metal clamping piece for front side of C.R.T.	5322 535 20071




Figure 15.7 C.R.T. fixing materials.

# 15.2 ELECTRICAL UNITS (Figures 15,8 and 15,9)

Item	Description	Ordering	number
Al	Final amplifier unit	5322 216	51154
A2	Display dac unit	5322 216	51155
A3	Display control unit	5322 216	51156
A4	Display memory unit	5322 216	51157
A5	MRAM unit	5322 216	
A6	UPROC unit	5322 216	
A8	DPU control unit	5322 216	
	DPU unit	5322 216	
	ADC + T&H unit	5322 216	
AL3	FRONT 1 unit	5322 216	51176
A14	FRONT 2 unit	5322 216	51178
A15	Z-amplifier unit	5322 216	51164
	C.R.T. control unit	5322 216	51179
A17	Softkey unit	5322 218	41031
A18	SMOOTH + DOTS unit	5322 216	51181
A19	POWER 1 unit	5322 216	51182
A20	POWER 2 unit	5322 216	51183
A26	CCD logic unit	5322 216	51165
A27	HF attenuator unit	5322 216	51081
A28	LF attenuator unit	5322 216	51184
A29	HF attenuator unit	5322 216	51081
A30	LF attenuator unit	5322 216	51184
A31	External trigger unit	5322 216	51185
	Clock unit	5322 216	51186
A38	Mini trigger select unit	5322 216	51166
A39	Mini trigger select unit	5322 216	51166
	Mini trigger filter unit	5322 216	
		5322 216	51168
		5322 216	
	Mini events/amplifier unit	5322 216	51171
A44	Mini vertical amplifier proc.	5322 216	51172
	Mini CCD unit	5322 216	
	Mini GCD unit	5322 216	
	Mini frequency doubler	5322 216	
A49	Mini CCD logic unit	5322 216	
A51	Attenuator relais unit	5322 216	51187
A65		5322 693	
A03	Attenuator unit complete Extension board	5322 216	
_	ENT unit		
-	Eut duit	5322 216	71111




Figure 15.8 Position of electrical units.




Figure 15.9 Position of electrical units.

#### 15.3 CABLES AND CONNECTORS

### 15.3.1 Flatcables and connectors

For the flatcables used in this oscilloscope, the required version must be made by yourself with the following parts:

- Universal flatcable, 40 wires, length 60 cm 5322 323 50112

To get the required number of wires the flat cable must be split by means of a pair of scissors or a knife. The cable must be cut on the required length.

#### - Flatcable connectors

The connectors can be mounted on the flatcable by means of a pair of pliers or in a bench-vice.

Attention: check the position of the flatcable in the connector before pressing the connector together.

The following connectors are available:	Ordering	number
10 pole cable connector	5322 265	51117
20 pole cable connector	5322 265	54059
24 pole cable connector	5322 265	51114
26 pole cable connector	5322 267	60164
34 pole cable connector	5322 267	70163
40 pole cable connector	5322 267	70162

#### 15.3.2 50 Ohm cables

The 50 0hm coax-cables are standardized, so some cables are a little bit too long.

The tules around the cable ends can have a different colour, but if necessary it can be replaced by the original one.

Connectors	Remarks	Ordering number
	Cable length: 20 cm Cable length: 26 cm	5322 321 21291 5322 321 21293
	Cable length: 31 cm	5322 321 21292
	Cable length: 40 cm	5322 321 21297 5322 321 21294

### 15.3.3 50 Ohm coax-connector socket (35 connectors per instrument)

		Ordering	number
Outer part (bush) Inner part (pin)		5322 268 5322 268	

#### 15.3.4 P.c.b EURO connectors

Qty/. instr.	Description	Ordering	number
7	64 - pole connector for: X607 - X1201 - X1401 - X1802 - X2301 - X2302 - X2501	5322 265	61025
2	64 - pole connector for: X501 - X2502	5322 265	61124
9	64 - pole connector for: X502 - X503 - X511 - X514 - X517 - X519 - X522 - X524 - X4604	5322 267	74092
8	96 - pole connector for: X1202 - X1401 - X1701 - X1801 - X2001 - X2002 - X2101 - X2102	5322 265	61029
11	96 - pole connector for: X504 - X506 - X507 - X508 - X509 - X512 - X513 - X516 - X518 - X521 - X523	5322 267	70167

# 15.3.5 Ribbon cable connectors

instr.	Description	Ordering	number
. 1	10 - pole connector for: X3301	5322 265	51191
1	14 - pole connector for: X2511	5322 267	60207
4	20 - pole connector for: X2506 - X2512 - X3302 - X3303	5322 265	61118
2	26 - pole connector for: X2504 - X2507	5322 267	60206
2	34 - pole connector for: X2503 - X2508	5322 267	70212

# 15.3.6 Other connectors

Qty/. instr.	Description	Ordering	number
4	2 - pole jumper for: X1703 - X1704 - X1706 - X1707	5322 263	60062
2	3 - pole male header for: X3001 - X1503	5322 265	30433
4	3 - pole male header for: X4402 - X4601 - X4602 - X4603	5322 265	30434
4	3 - pole male header for: X1703 - X1704 - X1706 - X1707	5322 265	30392
3	4 - pole male header for: X103 - X104 - X3002	5322 265	30533
2	4 - pole wale header for: X528 - X4404	5322 265	30534
1	4 - pole male header for: XI502	5322 265	30474
1	5 - pole male header for: X4401	5322 265	30436
1	5 - pole male header for: X2514	5322 265	30535

	Qty/. instr	Description	Order	ing	number
:	1	7 - pole male header for: X6802	5322	265	40601
. :	2	7 - pole panel socket for: X7454 - X7457	5322	267	50727
1	2	9 - pole panel socket for: X7453 - X7456	5322	267	50728
2	2	9 - pole male header for: X6903 - X4703	5322	265	40645
L	4	10 - pole male header for: X101 - X106 - X1702 - X3003	5322	265	51188
1	1	10 - pole male header for: X1501	5322	265	40485
1	1	10 - pole male header for: X2513	5322	265	40646
:	2	14 - pole male header for: X7451 - X7452	5322	265	51187
2	2	16 - pole male header for: X3004 - X4202	5322	265	61119
2	1	16 - pole male header for: X3051	5322	265	61117
1	1	20 - pole male header for: X4001	5322	265	61121
!	5	20 - pole male header for: X526 - X527 - X4201 - X4406 - X8507	5322	265	51129
1	1	26 - pole male header for: X7014	5322	265	61071
1	1	26 - pole male header for: X2601	5322	265	51189
]	1	34 - pole male header for: X5206	5322	265	61069
1	1	34 - pole male header for: X262	5322	265	61122
2	2	50 - pole male header for: X4403 - X4606	5322	265	61123

### 15.4 ELECTRICAL PARTS

The opening of parts, or removal of covers, is likely to expose live conductors. The instrument should therefore be disconnected from all voltage sources before any opening of parts or removal of covers is started.

During and after dismantling, bear in mind that capacitors in the instrument may still be charged even if the instrument has been separated from all voltage sources.

UNIT AL

POSNR	DESCRIPT	ION	ORDER	RING	CODE
C 2501 C 2502 C 2503 C 2504 C 2513	-10+50% -20+50% -20+50% -10+50% 400V 10	22UF 10NF 10NF 22UF 20NF	4822 4822 4822 4822 5322	124 122 122 124 121	20731 31414 31414 20731 44198
C 2514 C 2522 C 2523 C 2524 C 2526	2% -10+50% -20+50% -20+50% -20+50%	100PF 47UF 10NF 10NF 10NF	5322 4822 4822 4822 4822	122 124 122 122 122	32655 20699 31414 31414 31414
C 2527 C 2528 C 2534 C 2536 C 2537	-20+50x -20+50x -10+50x -20+50x -20+50x	10NF 10NF 47UF 10NF 10NF	4822 4822 4822 4822 4822 4822	122 122 124 124 122 122	31414 31414 28699 31414 31414
C 2547 C 2551 C 2552 C 2553 C 2559	-10+50% -20+50% -20+50% -20+50% -10+50%	100UF 10NF 10NF 10NF 100UF	4822 4822 4822 4822 4822 4822	124 122 122 122 122 124	20679 31414 31414 31414 20679
C 2561 C 2562 C 2563 C 2564 C 2566	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122 122	31414 31414 31414 31414 31414
C 2572 C 2573 C 2574 C 2581 C 2582	-10+50% -20+50% -20+50% -20+50% -20+50%	100UF 10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	124 122 122 122 122	20679 31414 31414 31414 31414
C 2583 C 2584 C 2586 C 2587 C 2591	-20+50% -20+50% -20+50% -28+50% 2%	10NF 10NF 10NF 10NF 100PF	4822 4822 4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31316
C 2592 C 2595 C 2596 C 2597 C 2613	2% 63V 10% -20+50% -20+50% 0.25PF	100PF 100NF 10NF 10NF 0.56PF	4822 5322 4822 4822 5322	122 121 122 122 122	31316 42492 31414 31414 32107
C 2616 C 2621 C 2626 C 2627 C 2632	2% 10% 100V 10% 2% -20+50%	330PF 470PF 47NF 220PF 10NF	4822 5322 4822	122 122 121 122 122	31353 30034 42491 30094 31414
C 2633 C 2642 C 2643 C 2646 C 2651	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31414
C 2652 C 2661 C 2662 C 2663 C 2664	16V 20% -20+50% -20+50% -20+50% -20+50%	6.8UF 10NF 10NF 10NF 10NF	4822 4822 4822	124 122 122 122 122	21763 31414 31414 31414 31414
C 2666	2%	47PF	4822	122	31072

POSNR	DESCRIPTION	ORDERING CODE
D 2501	HEF4053BP PEL	5322 209 10576
D 2502	PC74HCT390P PEL	5322 209 11483
D 2503	PC74HCT74P PEL	5322 209 11109
D 2504	PC74HCT86P PEL	5322 209 11473
D 2506	0Q 0012	5322 209 85484
D 2507	0Q 0012	5322 209 85484
N 2503	LM358P T.I	4822 209 81472
N 2506	TL082CP T.I	5322 209 86064
N 2507	LF398N N.S	5322 209 83291
N 2508	LF398N N.S	5322 209 83291
R 2502	MRS25 1% 1K	4822 116 53108
R 2503	MRS25 1% 10E	5322 116 53126
R 2504	MRS25 1% 3K83	4822 116 53079
R 2506	MRS25 1% 3K83	4822 116 53079
R 2507	MRS25 1% 3K83	4822 116 53079
R 2508	MRS25 1% 100E	5322 116 53126
R 2512	MRS25 1% 38K3	4822 116 53526
R 2513	MTP10 20% 47K	5322 101 14293
R 2514	MRS25 1% 38K3	4822 116 53526
R 2516	MTP10 20% 47K	5322 101 14293
R 2517	MRS25 1% 6K19	5322 116 53263
R 2518	MRS25 1% 100E	5322 116 53126
R 2519	MRS25 1% 100E	5322 116 53126
R 2521	MRS25 1% 287K	4822 116 53119
R 2522	MRS25 1% 287K	4822 116 53119
R 2523	MRS25 1% 42K2	5322 116 53431
R 2524	MRS25 1% 10K	4822 116 53022
R 2526	MRS25 1% 511E	5322 116 53135
R 2527	MRS25 1% 511E	5322 116 53135
R 2528	MRS25 1% 511E	5322 116 53135
R 2529	MRS25 1% 1K	4822 116 53108
R 2531	MTP10 20% 1K	5322 101 10294
R 2532	MRS25 1% 31K6	5322 116 53262
R 2533	MTP10 20% 1K	5322 101 10294
R 2535 R 2535 R 2536 R 2537 R 2538	MRS25 1% 1K62 MRS25 1% 1K62 MRS25 1% 1K78 MRS25 1% 5K62 MRS25 1% 5K62 MRS25 1% 3K48	5322 116 53257 5322 116 53257 5322 116 53208 5322 116 53495 4822 116 53315
R 2539	MRS25 1% 196E	5322 116 53492
R 2541	MRS25 1% 5K62	5322 116 53495
R 2542	MRS25 1% 3K48	4822 116 53315
R 2543	MRS25 1% 196E	5322 116 53492
R 2544	MRS25 1% 5K62	5322 116 53495
R 2546	MRS25 1% 1M	4822 116 52843
R 2547	MRS25 1% 162K	5322 116 53535
R 2548	MRS25 1% 161	4822 116 52843
R 2549	MRS25 1% 5K62	5322 116 53495
R 2550	MRS25 1% 422E	5322 116 53592
R 2551	MRS25 1% 422E	5322 116 53592
R 2552	MRS25 1% 100E	5322 116 53126
R 2553	MRS25 1% 100E	5322 116 53126
R 2554	MRS25 1% 1 1K	4822 116 53108
R 2555	MRS25 1% 100E	5322 116 53126
R 2556	MRS25 1% 287K	4822 116 53119
R 2557	MRS25 1% 287K	4822 116 53119
R 2558	MRS25 1% 42K2	5322 116 53431
R 2559	MRS25 1% 12K1	4822 116 52957
R 2560	MRS25 1% 100E	5322 116 53126
R 2561	MRS25 1% 383E	5322 116 53332
R 2562	MRS25 1% 162E	5322 116 53523
R 2563	MRS25 1% 162E	5322 116 53523
R 2564	MRS25 1% 1K	4822 116 53108
R 2565	MRS25 1% 31K6	5322 116 53262

POSNR	DESCRIPTION		ORDERING CODE
R 2566	MTP10	20% 1K	5322 101 10294
R 2566	MRS25	1% 31K6	5322 116 53262
R 2567	MRS25	1% 10E	4822 116 52891
R 2568	MRS25	1% 10E	4822 116 52891
R 2569	MRS25	1% 31K6	5322 116 53262
R 2570	MRS25	1% 4K64	5322 116 53212
R 2571	MTP10	20% 4K7	5322 101 14067
R 2571	MRS25	1% 14K7	4822 116 53531
R 2572	MRS25	1% 4K64	5322 116 53212
R 2574	MRS25	1% 1K	4822 116 53108
R 2576	MRS25		4822 116 52957
R 2577	MRS25		4822 116 53123
R 2578	MRS25		5322 116 53536
R 2579	MRS25		4822 116 52957
R 2581	MRS25		4822 116 53123
R 2582	MRS25	1% 28K7	4822 116 53215
R 2583	MRS25	1% 1M	4822 116 52843
R 2584	MRS25	1% 75K	5322 116 53266
R 2586	MRS25	1% 1M	4822 116 52843
R 2587	MRS25	1% 28K7	4822 116 53215
R 2588	MRS25	1% 316E	5322 116 53514
R 2589	MRS25	1% 316E	5322 116 53514
R 2590	MRS25	1% 100E	5322 116 53126
R 2591	MRS25	1% 5E11	4822 116 52999
R 2592	MRS25	1% 1E	4822 116 52976
R 2593	MRS25	1% 5E11	4822 116 52999
R 2594	MRS25	1% 1E	4822 116 52976
R 2595	MRS25	1% 100E	5322 116 53126
R 2596	MRS25	1% 1E	4822 116 52976
R 2597	MRS25	1% 1E	4822 116 52976
R 2598	MRS25	1% 1E	4822 116 52976
R 2599	MRS25	1% 5E11	4822 116 52999
R 2601	MRS25	1% 1M	4822 116 52843
R 2602	MRS25	1% 1M	4822 116 52843
R 2603	MRS25	1% 10K	4822 116 53022
R 2604	MRS25	1% 1M	4822 116 52843
R 2606	MRS25	1% 619K	4822 116 53359
R 2607	MRS25	1% 681K	5322 116 53593
R 2608	MRS25	1% 56K2	5322 116 53222
R 2609	MTP10	20% 10K	5322 101 14066
R 2611	MRS25	1% 4K22	5322 116 53246
R 2612	MRS25	1% 75K	5322 116 53266
R 2613	MRS25	1% 21K5	5322 116 53241
R 2614	MRS25	1% 90K9	5322 116 53582
R 2616	MRS25	1% 3K48	4822 116 53315
R 2617	MRS25	1% 287E	5322 116 53221
R 2621	MRS25	1% 2K15	5322 116 53239
R 2622	MRS25	1% 909E	4822 116 53533
R 2623	MRS25	1% 4K64	5322 116 53212
R 2624	MRS25	1% 2K87	5322 116 53513
R 2626	MRS25	1% 1K	4822 116 53108
R 2627	MRS25	1% 147E	5322 116 53569
R 2628	MRS25	1% 1K	4822 116 53108
R 2636	MRS25	1% 21K5	5322 116 53241
N 2637	MTP10	20% 22K	5322 100 10118
R 2638	MRS25	1% 23K7	5322 116 53537
R 2639	MRS25	1% 3K48	4822 116 53315
R 2641	MRS25	1% 23K7	5322 116 53537
R 2642	MRS25	1% 750E	5322 116 53265
R 2643	MRS25	1% 100K	4822 116 52973
R 2644	MRS25	1% 2K15	5322 116 53239
R 2646	MRS25	1% 82E5	5322 116 53538
R 2647	MRS25	1% 1K33	5322 116 53512
R 2648	MRS25	1% 100E	5322 116 53126
R 2651	MRS25	1% 1K	4822 116 53108

POSNR	DESCRIPTION	ORDERING CODE
R 2654	MRS25 1% 51K1	4822 116 53121
R 2655	MRS25 1% 56K2	5322 116 53222
R 2657	MRS25 1% 56K2	5322 116 53222
R 2658	MTP10 20% 22K	5322 100 10118
R 2659	MTP10 20% 22K	5322 100 10118
R 2660	MRS25 1% 38K3	4822 116 53526
R 2661	MRS25 1% 38K3	4822 116 53526
R 2663	MRS25 1% 51K1	4822 116 53121
R 2666	MRS25 1% 1K	4822 116 53108
R 2671	MRS25 1% 1K	4822 116 53108
R 2674	MRS25 1% 147K	5322 116 53256
R 2677	MRS25 1% 237K	5322 116 80145
R 2678	MTP10 20% 22K	5322 100 10118
R 2679	MRS25 1% 90K9	5322 116 53582
R 2681	MRS25 1% 215K	5322 116 53425
R 2682	MTP10 20% 22K	5322 100 10118
R 2683	MRS25 1% 110K	4822 116 52844
R 2686	MRS25 1% 147K	5322 116 53256
R 2688	MRS25 1% 1K	4822 116 53108
R 2701	MRS25 1% 511E	5322 116 53135
R 2702	MRS25 1% 1K	4822 116 53108
R 2703	MTP10 20% 100E	5322 101 14072
R 2704	MRS25 1% 383E	5322 116 53332
R 2706	0.1% 50E	5322 116 53165
R 2707	MRS25 1% 750E	5322 116 53265
R 2721	MRS25 1% 1M	4822 116 52843
R 2722	MRS25 1% 1M	4822 116 52843
R 2723	MRS25 1% 287K	4822 116 53119
R 2726	MRS25 1% 13K3	5322 116 53489
R 2727	MRS25 1% 13K3	5322 116 53489
R 2728	MTP10 20% 4K7	5322 101 14067
R 2729	MRS25 1% 13K3	5322 116 53489
R 2731	MRS25 1% 1M	4822 116 52843
R 2732	MRS25 1% 1M	4822 116 52843
R 2733	MRS25 1% 750K	5322 116 53727
R 2736	MRS25 1% 38K3	4822 116 53526
R 2737	MRS25 1% 38K3	4822 116 53526
R 2738	MTP10 20% 1K	5322 101 10294
R 2739	MRS25 1% 4K22	5322 116 53246
R 2741	MRS25 1% 316E	5322 116 53514
R 2742	MRS25 1% 21K5	5322 116 53241
R 2743	MRS25 1% 100K	4822 116 52973
R 2744	MRS25 1% 2K15	5322 116 53239
R 2746	MRS25 1% 1K	4822 116 53108
R 2748	MRS25 1% 10K	4822 116 53022
R 2749	MRS25 1% 10K	4822 116 53022
R 2751	MRS25 1% 2K15	5322 116 53239
R 2752	MRS25 1% 511E	5322 116 53135
R 2753	MRS25 1% 511E	5322 116 53135
R 2754	MRS25 1% 511E	5322 116 53135
R 2756	MRS25 1% 511E	5322 116 53135
R 2758	MRS25 1% 681E	4822 116 53123
R 2759	MRS25 1% 5K11	5322 116 53494
V 2501	BAW62 PEL	4822 130 30613
V 2502	BAW62 PEL	4822 130 30613
V 2503	BAW62 PEL	4822 130 30613
V 2506	BAW62 PEL	4822 130 30613
V 2507	BC548C PEL	4822 130 44196
V 2508	BC558B PEL	4822 130 44197
V 2509	BC548C PEL	4822 130 44196
V 2511	BF199 PEL	4822 130 44154
V 2512	BF199 PEL	4822 130 44154
V 2513	BZV46-C1V5 PEL	5322 130 34865
V 2514	BZV46-C1V5 PEL	5322 130 34865
V 2516	BF199 PEL	4822 130 44154

POSNR	DESCRIPTION		ORDERING	CODE
V 2517	BF199	PEL	4822 130	44154
V 2521	BAW62	PEL	4822 130	30613
V 2522	BAW62	PEL	4822 130	30613
V 2523	BAW62	PEL	4822 130	30613
V 2524	BC548C	PEL	4822 130	44196
V 2526	BC558B	PEL	4822 130	44197
V 2527	BC548C	PEL	4822 130	44196
V 2528	BF422	PEL	4822 130	41782
V 2529	BF422	PEL	4822 130	41782
V 2531	BZV46~C1V5	PEL	5322 130	34865
V 2532	BZV46-C1V5	PEL	5322 130	34865
V 2533	BF422	PEL	4822 130	41782
V 2534	BF422	PEL	4822 130	41782
V 2601	BAW62	PEL	4822 130	30613
V 2602	BAW62	PEL	4822 130	30613
V 2604	BZV46-C1V5	PEL	5322 130	34865
V 2605	BAW62	PEL	4822 130	30613
V 2606	BF199	PEL	4822 130	44154
V 2607	BC548C	PEL	4822 130	44196
V 2608	BSX20	PEL	4822 130	41705
V 2609	BZV46-C1V5	PEL	5322 130	34865
V 2611	BC548C		4822 130	44196
V 2613	BC558B		4822 130	44197
V 2616	BZX79-C3V9		4822 130	31981
V 2623	BC558B		4822 130	44197
V 2626	BC558B	PEL	4822 130	44197
V 2627	BF199	PEL	4822 130	44154
V 2628	BSX20	PEL	4822 130	41705
V 2631	BF450 TAPE	PEL	4822 130	44237
V 2632	BAT83	PEL	5322 130	32103
V 2633	BAT83	PEL	5322 130	32103
V 2634	BF450 TAPE	PEL	4822 130	44237
V 2636	BF450 TAPE	PEL	4822 130	44237
V 2637	BAT83	PEL	5322 130	32103
V 2638	BAT83	PEL	5322 130	32103
V 2639 V 2646 V 2647 V 2648 V 2649	BF450 TAPE BF423 BAV21 BAV21 BF423	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44237 41646 30842 30842 41646
V 2651 V 2652 V 2653 V 2654 V 2661	BF423 BAV21 BAV21 BF423 BAT83	PEL PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 5322 130	41646 30842 30842 41646 32103
V 2662	BC548C	PEL	4822 130	44196
V 2663	BC558B	PEL	4822 130	44197
V 2664	BZX79-C4V7	PEL	4822 130	34174
V 2666	BZX79-C4V7	PEL	4822 130	34174
V 2671	BAT83	PEL	5322 130	32103
V 2674	BC548C	PEL	4822 130	44196
V 2676	BC548C		4822 130	44196
V 2677	BC548C		4822 130	44196
V 2678	BAW62		4822 130	30613
V 2679	BD435		5322 130	50405
V 2681	BZX79-C33	PEL	4822 130	34142

UNIT A2		
POSNR	DESCRIPTION	ORDERING CODE
C 2301	16V 20% 6.8UF	5322 124 21763
C 2302	-20+50% 10NF	4822 122 31414
C 2306	-20+50% 10NF	4822 122 31414
C 2319	-20+50% 10NF	4822 122 31414
C 2321	-20+50% 10NF	4822 122 31414
C 2322	-20+50% 10NF	4822 122 31414
C 2323	-20+50% 10NF	4822 122 31414
C 2327	-20+50% 10NF	4822 122 31414
C 2334	16V 20% 6.8UF	5322 124 21763
C 2336	-20+50% 10NF	4822 122 31414
C 2339	63V 10% 100NF	5322 121 42492
C 2341	16V 20% 6.8UF	5322 124 21763
C 2343	16V 20% 6.8UF	5322 124 21763
C 2351	2% 220PF	4822 122 30094
C 2352	2% 220PF	4822 122 30094
C 2353	63V 10% 100NF	5322 121 42492
C 2354	-20+50% 10NF	4822 122 31414
C 2356	16V 20% 6.8UF	5322 124 21763
C 2357	63V 10% 100NF	5322 121 42492
C 2358	-20+50% 10NF	4822 122 31414
C 2359	16V 20% 6.8UF	5322 124 21763
C 2361	-20+50% 10NF	4822 122 31414
C 2363	63V 10% 100NF	5322 121 42492
C 2364	-20+50% 10NF	4822 122 31414
C 2366	630V 1% 316PF	4822 121 50531
C 2367	630V 1% 316PF	4822 121 50531
C 2369	2% 330PF	4822 122 31353
C 2373	2% 39PF	4822 122 31069
C 2374	63V 10% 100NF	5322 121 42492
C 2376	-20+50% 10NF	4822 122 31414
C 2377	-20+50% 10NF	4822 122 31414
C 2378	-20+50% 10NF	4822 122 31414
C 2379	630V 1% 316PF	4822 121 50531
C 2381	630V 1% 316PF	4822 121 50531
C 2382	-20+50% 10NF	4822 122 31414
C 2383	2% 330PF	4822 122 31353
C 2384	2% 39PF	4822 122 31069
C 2389	-20+50% 10NF	4822 122 31414
C 2391	-20+50% 10NF	4822 122 31414
C 2392	-20+50% 10NF	4822 122 31414
C 2393	25V 20% 6.8UF	5322 124 21961
C 2394	63V 10% 100NF	5322 121 42492
C 2397	-20+50% 10NF	4822 122 31414
C 2398	16V 20% 6.8UF	5322 124 21763
C 2399	-20+50% 10NF	4822 122 31414
C 2401	16V 20% 6.8UF	5322 124 21763
C 2402	63V 10% 100NF	5322 121 42492
C 2403	-20+50% 10NF	4822 122 31414
C 2404	-20+50% 10NF	4822 122 31414
C 2406	-20+50% 10NF	4822 122 31414
C 2407	-20+50% 10NF	4822 122 31414
C 2408	-20+50% 10NF	4822 122 31414
C 2409	-20+50% 10NF	4822 122 31414
D 2303	PC74HCT244P PEL	5322 209 11116
D 2304	PC74HCT244P PEL	5322 209 11116
D 2306	PC74HCT257P PEL	5322 209 11114
D 2307	PC74HCT257P PEL	5322 209 11114
D 2308	PC74HCT257P PEL	5322 209 11114
D 2309	PC74HCT175P PEL	5322 209 11479
D 2311	PC74HCT257P PEL	5322 209 11114

POSNR	DESCRIPTION	ORDERING CODE
D 2312	PC74HCT257P PEL	5322 209 11114
D 2313	PC74HCT257P PEL	5322 209 11114
D 2314	PC74HCT574P PEL	5322 209 11489
D 2316	PC74HCT574P PEL	5322 209 11489
D 2317	PC74HCT574P PEL	5322 209 11489
D 2318	PC74HCT574P PEL	5322 209 11489
D 2319	PC74HCT283P PEL	5322 209 11493
D 2321	PC74HCT283P PEL	5322 209 11493
D 2322	PC74HCT283P PEL	5322 209 11493
D 2323	PC74HCT283P PEL	5322 209 11493
D 2324	PC74HCT283P PEL	5322 209 11493
D 2326	PC74HCT283P PEL	5322 209 11493
D 2327	PC74HCT283P PEL	5322 209 11493
D 2328	PC74HCT283P PEL	5322 209 11493
D 2329	PC74HCT174P PEL	5322 209 11478
D 2331	PC74HCT174P PEL	5322 209 11478
D 2332	PC74HCT574P PEL	5322 209 11489
D 2333	SN74LS298N T.I	5322 209 85937
D 2334	SN74LS298N T.I	5322 209 85937
D 2336	SN74LS298N T.I	5322 209 85937
D 2337	PC74HCT00P PEL	5322 209 11105
D 2338	PC74HCT27P PEL	5322 209 11472
D 2339	PC74HCT08P PEL	5322 209 11265
D 2341	PC74HCT4053P	4822 209 71584
D 2342	PC74HCT4053P	4822 209 71584
D 2343	PC74HCT4053P	4822 209 71584
N 2301	DAC10FX PMI	5322 209 71665
N 2302	DAC-08EP PMI	5322 209 11253
N 2303	DAC10FX PMI	5322 209 71665
N 2304	LM358P T.I	4822 209 81472
N 2306	LM79115ACZ N.S	5322 209 82751
N 2307	LM79105ACZ N.S	5322 209 86434
R 2301	MRS25 1% 10K	4822 116 53022
R 2302	MRS25 1% 10K	4822 116 53022
R 2303	MRS25 1% 511E	5322 116 53135
R 2304	MRS25 1% 511E	5322 116 53135
R 2305	MRS25 1% 100E	5322 116 53126
R 2306	MRS25 1% 511E	5322 116 53135
R 2307	MRS25 1% 511E	5322 116 53135
R 2308	MRS25 1% 511E	5322 116 53135
R 2309	MRS25 1% 511E	5322 116 53135
R 2310	MRS25 1% 100E	5322 116 53126
R 2311	MRS25 1% 100K	4822 116 53022
R 2312	MRS25 1% 10K	4822 116 53022
R 2313	MRS25 1% 511E	5322 116 53135
R 2314	MRS25 1% 511E	5322 116 53135
R 2316	MRS25 1% 5K11	5322 116 53494
R 2317	MRS25 1% 2K61	5322 116 53327
R 2318	MRS25 1% 2K67	5322 116 53536
R 2319	MRS25 1% 5K11	5322 116 53494
R 2321	MRS25 1x 2K61	5322 116 53327
R 2322	MRS25 1x 2K37	5322 116 53536
R 2323	MRS25 1x 5K11	5322 116 53494
R 2324	MRS25 1x 2K37	5322 116 53536
R 2326	MRS25 1x 2K61	5322 116 53327
R 2327 R 2331 R 2332 R 2333 R 2334	NFR25 5% 1E NFR25 5% 1E NFR25 5% 1E NFR25 5% 1E MRS25 1% 7K5 MTP10 20% 22K	4822 111 30483 4822 111 30483 4822 111 30483 4822 116 53028 5322 100 10118
R 2336 R 2337 R 2338 R 2339 R 2341	MRS25 1% 7K5 MRS25 1% 100K MRS25 1% 562E MRS25 1% 1K MRS25 1% 1K	4822 116 53028 4822 116 52973 5322 116 53214 4822 116 53108 4822 116 53108

POSNR	DESCRIP	PTION	ORDERING	CODE
R 2342 R 2343 R 2344 R 2346 R 2349	MRS25 MRS25 MRS25 MRS25 MRS25	1% 562E 1% 562E 1% 562E 1% 215E 1% 215E	5322 116 5322 116 5322 116 5322 116 5322 116	53214 53214 53214 53214 53325 53325
R 2351	MRS25	1% 2K61	5322 116	53327
R 2352	MRS25	1% 750E	5322 116	53265
R 2353	MRS25	1% 2K61	5322 116	53327
R 2354	MRS25	1% 750E	5322 116	53265
R 2356	MRS25	1% 261E	5322 116	53549
R 2357	MRS25	1% 511E	5322 116	53135
H 2366	MRS25	1% 261E	5322 116	53549
R 2367	MRS25	1% 511E	5322 116	53135
R 2368	MRS25	1% 1K78	5322 116	53208
R 2369	MRS25	1% 6K19	5322 116	53263
R 2374	MRS25	1% 3K48	4822 116	53315
R 2376	MRS25	1% 7K5	4822 116	53028
R 2377	MTP10	20% 22K	5322 100	10118
R 2378	MRS25	1% 7K5	4822 116	53028
R 2379	NFR25	5% 1E	4822 111	30483
M 2381	MRS25	1% 619E	5322 116	53337
R 2382	MRS25	1% 825E	5322 116	53541
R 2383	MRS25	1% 825E	5322 116	53541
R 2384	MRS25	1% 619E	5322 116	53337
R 2386	MRS25	1% 619E	5322 116	53337
R 2387	MRS25	1% 619E	5322 116	53337
R 2388	MRS25	1% 178E	5322 116	53572
R 2392	MRS25	1% 178E	5322 116	53572
M 2399	MRS25	1% 2K61	5322 116	53327
R 2401	MRS25	1% 750E	5322 116	53265
R 2402	MRS25	1% 2K61	5322 116	53327
R 2403	MRS25	1% 750E	5322 116	53265
R 2404	MRS25	1% 261E	5322 116	53549
M 2406	MRS25	1% 511E	5322 116	53135
R 2407	MRS25	1% 2K15	5322 116	53239
E 2408	MRS25	1% 464E	5322 116	53232
R 2409	MRS25	1% 121E	4822 116	52955
E 2411	MRS25	1% 2K15	5322 116	53239
R 2412	MRS25	1% 464E	5322 116	53232
E 2413	MRS25	1% 121E	4822 116	52955
R 2416	MRS25	1x 261E	5322 116	53549
M 2417	MRS25	1x 511E	5322 116	53135
R 2421	NFR25	5x 1E	4822 111	30483
M 2422	NFR25	5x 1E	4822 111	30483
R 2424	NFR25	5x 1E	4822 111	30483
1 2451	NFR25	5% 1E	4822 111	30483
1 2452	NFR25	5% 1E	4822 111	30483
R 2453	NFR25	5% 1E	4822 111	30483
1 2454	NFR25	5% 1E	4822 111	30483
1 2456	NFR25	5% 1E	4822 111	30483
V 2301	BC558B	PEL	5322 130	44197
V 2302	BC558B	PEL		44197
V 2303	ON4057	PEL		42366
V 2304	BC548C	PEL		44196
V 2306	BSX20	PEL		41705
V 2307 V 2308 V 2309 V 2311 V 2317	BC548C BSX20 BC558B BC558B ON4B57	PEL PEL PEL PEL PEL	4822 130 4822 130	44196 41705 44197 44197 42366
V 2318	BC548C	PEL	4822 130	44196
V 2321	BC548C	PEL	4822 130	44196
V 2323	BZV12	PEL	5322 130	34269

UNIT A3		
POSNR	DESCRIPTION	ORDERING CODE
C 2101	-20+50% 10NF	4822 122 31414
C 2102	-20+50% 10NF	4822 122 31414
C 2103	-20+50% 10NF	4822 122 31414
C 2104	-20+50% 10NF	4822 122 31414
C 2106	-20+50% 10NF	4822 122 31414
C 2107	-20+50% 10NF	4822 122 31414
C 2108	-20+50% 10NF	4822 122 31414
C 2112	-20+50% 10NF	4822 122 31414
C 2113	-20+50% 10NF	4822 122 31414
C 2121	-20+50% 10NF	4822 122 31414
C 2122	-20+50% 10NF	4822 122 31414
C 2123	-20+50% 10NF	4822 122 31414
C 2124	-20+50% 10NF	4822 122 31414
C 2126	-20+50% 10NF	4822 122 31414
C 2128	-20+50% 10NF	4822 122 31414
C 2129	-20+50% 10NF	4822 122 31414
C 2134	-20+50% 10NF	4822 122 31414
C 2136	-20+50% 10NF	4822 122 31414
C 2137	-20+50% 10NF	4822 122 31414
C 2139	-20+50% 10NF	4822 122 31414
C 2141 C 2142 C 2146 C 2148 C 2149	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	
C 2151 C 2154 C 2156 C 2157 C 2158	-20+50% 10NF -20+50% 10NF 16V 20% 6.8UF	4822 122 31414 4822 122 31414 4822 122 31414 5322 124 21763 4822 122 31414
C 2159	16V 20% 6.8UF	5322 124 21763
C 2161	10% 2.2NF	4822 122 30114
C 2162	-20+50% 4.7NF	4822 122 30128
C 2164	-20+50% 10NF	4822 122 31414
C 2166	-20+50% 6.8NF	4822 122 31429
C 2167 C 2168 C 2169 C 2171 D 2101	10% 680PF 16V 20% 6.8UF 16V 20% 6.8UF 16V 20% 6.8UF PC74HCT541P PEL	4822 122 30053 5322 124 21763 5322 124 21763 5322 124 21763 5322 124 21763 5322 209 11487
D 2102	PC74HCT541P PEL	5322 209 11487
D 2103	PC74HCT574P PEL	5322 209 11489
D 2104	PC74HCT574P PEL	5322 209 11489
D 2106	PC74HCT574P PEL	5322 209 11489
D 2107	PC74HCT574P PEL	5322 209 11489
D 2108	PC74HCT574P PEL	5322 209 11489
D 2109	74F04PC FSC	5322 209 81577
D 2111	PC74HCT191P PEL	5322 209 11481
D 2112	PC74HCT191P PEL	5322 209 11481
D 2113	PC74HCT191P PEL	5322 209 11481
D 2114	PC74HCT109P PEL	5322 209 11475
D 2116	PC74HCT74P PEL	5322 209 11109
D 2117	PC74HCT02P PEL	5322 209 11106
D 2118	PC74HCT257P PEL	5322 209 11114
D 2119	PC74HCT08P PEL	5322 209 11265
D 2121	PC74HCT244P PEL	5322 209 11116
D 2122	PC74HCT244P PEL	5322 209 11116
D 2123	PC74HCT244P PEL	5322 209 11116
D 2124	PC74HCT244P PEL	5322 209 11116
D 2126	P8254 PEL	5322 209 82406

POSNR	DESCRIPTION	ORDERING CODE
D 2127	PC74HCT123P PEL	5322 209 11379
E 2128	SN74LS38N T.I	5322 209 85605
D 2129	PC74HCT32P PEL	5322 209 11266
D 2131	PC74HCT139P PEL	5322 209 11112
E 2132	PC74HCT138P PEL	5322 209 11111
D 2133	PC74HCT107P PEL	5322 209 11108
D 2134	74F163APC FSC	5322 209 83343
H 2136	74F164PC FSC	5322 209 81577
D 2137	PC74HCT32P PEL	5322 209 11266
D 2138	PC74HCT08P PEL	5322 209 11265
D 2139	74F109PC FSC	5322 209 81669
D 2141	74F109PC FSC	5322 209 81669
D 2143	PC74HCT00P PEL	5322 209 11105
D 2144	PC74HCT123P PEL	5322 209 11379
D 2146	PC74HCT27P PEL	5322 209 11472
D 2147	74F32PC FSC	4822 209 82133
D 2148	74F74PC FSC	5322 209 81474
D 2149	PC74HCT08P PEL	5322 209 11265
D 2152	74F32PC FSC	4822 209 82133
D 2153	74F11PC FSC	5322 209 81536
D 2154	74F00PC FSC	5322 209 81534
D 2156	PC74HCT174P PEL	5322 209 11478
D 2157	PC74HCT27P PEL	5322 209 11472
D 2158	74F32PC FSC	4822 209 82133
R 2101	MRS25 1% 10K	4822 116 53022
R 2102 2103 R 2104 R 2106 R 2107	MRS25 1% 10K MRS25 1% 511E MRS25 1% 511E MRS25 1% 511E MRS25 1% 511E MRS25 1% 10K	4822 116 53022 5322 116 53135 5322 116 53135 5322 116 53135 4822 116 53022
R 2108	MRS25 1% 10K	4822 116 53022
R 2109	MRS25 1% 511E	5322 116 53135
R 2111	MRS25 1% 511E	5322 116 53135
R 2112	MRS25 1% 511E	5322 116 53135
R 2113	MRS25 1% 511E	5322 116 53135
E 2114	MRS25 1% 5K11	5322 116 53494
R 2116	MRS25 1% 5K11	5322 116 53494
R 2117	MRS25 1% 21K5	5322 116 53241
E 2118	MRS25 1% 10K	4822 116 53022
E 2119	MRS25 1% 10K	4822 116 53022
R 2120	MRS25 1% 10K	4822 116 53022
R 2121	MRS25 1% 511E	5322 116 53135
R 2122	MRS25 1% 2K61	5322 116 53327
R 2123	MRS25 1% 10K	4822 116 53022
R 2124	MRS25 1% 5K11	5322 116 53494
R 2126	MRS25 1% 10K	4822 116 53022
R 2127	MRS25 1% 10K	4822 116 53022
R 2128	MRS25 1% 511E	5322 116 53135
R 2129	MRS25 1% 10K	4822 116 53022
R 2131	MRS25 1% 10K	4822 116 53022
R 2132 R 2133 R 2134 N 2136 N 2137		4822 116 53022 4822 116 53108 4822 111 30483 4822 111 30483 4822 111 30483
R 2138 E 2139 R 2141 V 2101 V 2102	NFR25 5% 1E NFR25 5% 1E NFR25 5% 1E NFR25 5% 1E BAN62 PEL BAW62 PEL	

UNIT A4		
POSNR	DESCRIPTION	ORDERING CODE
C 2002	-20+50% 10NF	4822 122 31414
C 2006	-20+50% 10NF	4822 122 31414
C 2008	-20+50% 10NF	4822 122 31414
C 2009	-20+50% 10NF	4822 122 31414
C 2011	-20+50% 10NF	4822 122 31414
C 2012	-20+50% 10NF	4822 122 31414
C 2013	-20+50% 10NF	4822 122 31414
C 2014	-20+50% 10NF	4822 122 31414
C 2016	-20+50% 10NF	4822 122 31414
C 2017	-20+50% 10NF	4822 122 31414
C 2018	-20+50X 10NF	4822 122 31414
C 2022	-20+50X 10NF	4822 122 31414
C 2023	-20+50X 10NF	4822 122 31414
C 2024	-20+50X 10NF	4822 122 31414
C 2027	-20+50X 10NF	4822 122 31414
C 2028	-20+50% 10NF	4822 122 31414
C 2029	-20+50% 10NF	4822 122 31414
C 2031	-20+50% 10NF	4822 122 31414
C 2034	-20+50% 10NF	4822 122 31414
C 2038	-20+50% 10NF	4822 122 31414
C 2039	-20+50% 10NF	4822 122 31414
C 2041	16V 20% 6.8UF	5322 124 21763
C 2042	2% 68PF	4822 122 31349
C 2043	16V 20% 6.8UF	5322 124 21763
C 2044	16V 20% 6.8UF	5322 124 21763
C 2046	16V 20% 6.8UF	5322 124 21763
C 2047	0.25PF 5.6PF	5322 122 32163
D 2001	PC74HCT373P PEL	5322 209 11118
D 2002	PC74HCT373P PEL	5322 209 11118
D 2003	SN74LS652N T.I	5322 209 71654
D 2004	SN74LS652N T.I	5322 209 71654
D 2006	PC74HCT245P PEL	5322 209 11117
D 2007	PC74HCT445P PEL	5322 209 11117
D 2013	CD74HCT4066E RC	5322 209 71655
D 2017	PC74HCT74P PEL	5322 209 11109
D 2018	PC74HCT161P PEL	5322 209 11476
D 2019	PC74HCT161P PEL	5322 209 11476
D 2021	PC74HCT161P PEL	5322 209 11476
D 2022	PC74HCT174P PEL	5322 209 11478
D 2023	PC74HCT174P PEL	5322 209 11478
D 2024	PC74HC1174P PEL	5322 209 11484
D 2026	PC74HC185P PEL	5322 209 11484
D 2027	PC74HC185P PEL	5322 209 11484
D 2028	PC74HC1374P PEL	5322 209 11119
D 2029	PC74HC1374P PEL	5322 209 11119
D 2031	PC74HCT374P PEL	5322 209 11119
D 2032	PC74HCT374P PEL	5322 209 11119
D 2033	PC74HCT173P PEL	5322 209 11477
D 2034	PC74HCT374P PEL	5322 209 11119
D 2036	PC74HCT374P PEL	5322 209 11119
D 2037	74F257APC FSC	5322 209 71672
D 2038	74F257APC FSC	5322 209 71672
D 2039	74F257APC FSC	5322 209 71672
D 2041	PC74HCT173P PEL	5322 209 11477
R 2001	MRS25 1% 10K	4822 116 53022
R 2002 R 2003 R 2004 R 2006 R 2007	MRS25 1% 10K MRS25 1% 511E MRS25 1% 511E MRS25 1% 511E MRS25 1% 511E MRS25 1% 10K	4822 116 53022 5322 116 53135 5322 116 53135 5322 116 53135 4822 116 53022

POSNR	DESCRIPTION	ORDERING CODE
R 2008	MRS25 1% 10K	4822 116 53022
R 2009	MRS25 1% 10K	4822 116 53022
R 2011	MRS25 1% 10K	4822 116 53022
R 2014	MRS25 1% 10K	4822 116 53022
R 2016	MRS25 1% 4K64	5322 116 53212
R 2017	MRS25 1% 10K	4822 116 53022
R 2018	MRS25 1% 511E	5322 116 53135
R 2019	NFR25 5% 1E	4822 111 30483
R 2021	NFR25 5% 1E	4822 111 30483
R 2022	NFR25 5% 1E	4822 111 30483
R 2023	NFR25 5% 1E	4822 111 30483
R 2024	NFR25 5% 1E	4822 111 30483
R 2026	MRS25 1% 511E	5322 116 53135
R 2027	MRS25 1% 1K	4822 116 53108
R 2028	MRS25 1% 1K	4822 116 53108
R 2029	MRS25 1% 1K	4822 116 53108
R 2031	MRS25 1% 1K	4822 116 53108
R 2032	MRS25 1% 10K	4822 116 53022
R 2033	MRS25 1% 10K	4822 116 53022
R 2034	MRS25 1% 1K	4822 116 53108
R 2036	MRS25 1% 10K	4822 116 53022
V 2001	BSX20 PEL	4822 130 41705

UNIT A5		
POSNR	DESCRIPTION	ORDERING CODE
C 1801	-20+50% 10NF	4822 122 31414
C 1802	-20+50% 10NF	4822 122 31414
C 1803	-20+50% 10NF	4822 122 31414
C 1804	-20+50% 10NF	4822 122 31414
C 1806	-20+50% 10NF	4822 122 31414
C 1807	-20+50% 10NF	4822 122 31414
C 1808	-20+50% 10NF	4822 122 31414
C 1809	-20+50% 10NF	4822 122 31414
C 1811	-20+50% 10NF	4822 122 31414
C 1812	-20+50% 10NF	4822 122 31414
C 1813	-20+50% 10NF	4822 122 31414
C 1814	-20+50% 10NF	4822 122 31414
C 1816	-20+50% 10NF	4822 122 31414
C 1817	-20+50% 10NF	4822 122 31414
C 1818	-28+50% 10NF	4822 122 31414
C 1819	-20+50% 10NF	4822 122 31414
C 1821	-20+50% 10NF	4822 122 31414
C 1822	-20+50% 10NF	4822 122 31414
C 1823	-20+50% 10NF	4822 122 31414
C 1824	-20+50% 10NF	4822 122 31414
C 1826	-28+50% 10NF	4822 122 31414
C 1827	-20+50% 10NF	4822 122 31414
C 1828	-20+50% 10NF	4822 122 31414
C 1829	-20+50% 10NF	4822 122 31414
C 1831	-20+50% 10NF	4822 122 31414
C 1832	~20+50% 10NF	4822 122 31414
C 1833	-20+50% 10NF	4822 122 31414
C 1834	-20+50% 10NF	4822 122 31414
C 1836	-20+50% 10NF	4822 122 31414
C 1837	-20+50% 10NF	4822 122 31414
C 1838	-20+50% 10NF	4822 122 31414
C 1839	10V 20% 10UF	5322 124 21956
C 1841	10V 20% 10UF	5322 124 21956
C 1842	10V 20% 10UF	5322 124 21956
C 1843	10V 20% 10UF	5322 124 21956
C 1844	10V 20% 10UF	5322 124 21956
C 1846	10V 20% 10UF	5322 124 21956
C 1847	10V 20% 10UF	5322 124 21956
C 1851	2% 56PF	4822 122 32027
C 1852	2% 330PF	4822 122 31353
D 1801	P8254 INT	5322 209 82406
B 1802	P8254 INT	5322 209 82406
D 1806	PC74HCT139P PEL	5322 209 11112
D 1807	PC74HCT574P PEL	5322 209 11489
B 1808	74F163APC FSC	5322 209 83343
D 1809	74F08PC FSC	5322 209 81574
D 1811	PC74HCT574P PEL	5322 209 11489
D 1812	PC74HCT04P PEL	4822 209 82341
D 1813	HEF4731VP PEL	5322 209 14859
D 1814	PC74HCT164P PEL	5322 209 11268
D 1816	PC74HCT273P PEL	5322 209 11485
D 1817	PC74HCT151P PEL	5322 209 11442
D 1818	PC74HCT151P PEL	5322 209 11442
D 1819	PC74HCT175P PEL	5322 209 11479
D 1821	PC74HCT74P PEL	5322 209 11109
D 1822	PC74HCT54IP PEL	5322 209 11487
D 1826	PC74HCT54IP PEL	5322 209 11487
D 1827	PC74HCT54IP PEL	5322 209 11487
D 1828	PC74HCT54IP PEL	5322 209 11487
D 1829	PC74HCT32P PEL	5322 209 11266

POSNR	DESCRIPTION	ORDERING CODE
D 1831	PC74HCT32P PEL	5322 209 11266
D 1832	SN74L338N T.I	5322 209 85605
D 1833	CD74HCT4066E RC	5322 209 71655
D 1841	PC74HCT14P PEL	5322 209 11378
L 1801	2.2UH TDK	4822 157 51757
L 1802	2.2UH TDK	4822 157 51757
L 1803	2.2UH TDK	4822 157 51757
L 1804	2.2UH TDK	4822 157 51757
L 1806	2.2UH TDK	4822 157 51757
L 1807	2.2UH TDK	4822 157 51757
L 1808	2.2UH TDK	4822 157 51757
R 1801	MRS25 1x 511E	5322 116 53135
R 1802	MRS25 1x 1K	4822 116 53108
R 1804	MRS25 1x 464E	5322 116 53232
R 1806	MRS25 1x 464E	5322 116 53232
R 1807	MRS25 1% 464E	5322 116 53232
R 1817	MRS25 1% 5K11	5322 116 53494
R 1818	MRS25 1% 5K11	5322 116 53494
R 1819	MRS25 1% 5K11	5322 116 53494
R 1821	MRS25 1% 5K11	5322 116 53494
R 1822	MRS25 1% 5K11	5322 116 53494
R 1823	MRS25 1% 1K	4822 116 53108
R 1824	MRS25 1% 1K	4822 116 53108
R 1826	MRS25 1% 121E	4822 116 52955
R 1827	MRS25 1% 121E	4822 116 52955
R 1828	MRS25 1% 121E	4822 116 52955
R 1829	MRS25 1% 121E	4822 116 52955
R 1831	MRS25 1% 121E	4822 116 52955
R 1832	MRS25 1% 121E	4822 116 52955
R 1833	MRS25 1% 121E	4822 116 52955
R 1834	MRS25 1% 121E	4822 116 52955
R 1836	MRS25 1% 121E	4822 116 52955
R 1837	MRS25 1% 121E	4822 116 52955
R 1838	MRS25 1% 10K	4822 116 53022
R 1839	MRS25 1% 10K	4822 116 53108
R 1841	MRS25 1% 10K	4822 116 53022
R 1842	MRS25 1% 511E	5322 116 53135
V 1801	BAT85 PEL	4822 130 31983
V 1802	BAT85 PEL	4822 130 31983

UNIT A6		
POSNR	DESCRIPTION	ORDERING CODE
C 1701	-20+50% 10NF	4822 122 31414
C 1702	-20+50% 10NF	4822 122 31414
C 1704	-20+50% 10NF	4822 122 31414
C 1717	-20+50% 10NF	4822 122 31414
C 1718	-20+50% 10NF	4822 122 31414
C 1719	-20+50% 10NF	4822 122 31414
C 1721	-20+50% 10NF	4822 122 31414
C 1722	-20+50% 10NF	4822 122 31414
C 1723	-20+50% 10NF	4822 122 31414
C 1724	-20+50% 10NF	4822 122 31414
C 1726	-20+50% 10NF	4822 122 31414
C 1727	-20+50% 10NF	4822 122 31414
C 1728	-20+50% 10NF	4822 122 31414
C 1731	-20+50% 10NF	4822 122 31414
C 1746	-20+50% 10NF	4822 122 31414
C 1747 C 1751 C 1752 C 1753 C 1754	-20+50% 10NF 10V 20% 33UF 10V 20% 33UF 10V 20% 33UF 0.25PF 0.56PF	4822 122 31414 5322 124 21957 5322 124 21957 5322 124 21957 5322 124 21957 5322 122 32107
C 1756	2% 150PF	4822 122 31413
C 1757	2% 33PF	5322 122 32072
C 1758	2% 100PF	4822 122 31316
C 1759	2% 150PF	4822 122 31413
C 1761	2% 100PF	4822 122 31316
C 1762	0.25PF 6.8PF	4822 122 31049
C 1772	16V 20% 33UF	5322 124 21957
C 1773	16V 20% 33UF	5322 124 21957
C 1776	16V 20% 33UF	5322 124 21957
C 1777	16V 20% 33UF	5322 124 21957
C 1778	10V 20% 33UF	5322 124 21957
D 1702	74F04PC FSC	5322 209 81577
D 1703	PC74HCT393P PEL	4822 209 83045
D 1704	74F74PC FSC	5322 209 81474
D 1706	PC74HCT390P PEL	5322 209 11483
D 1707	PC74HCT390P PEL	5322 209 11483
D 1708	SN74LS148N T.I	4822 209 80452
D 1709	PC74HCT123P PEL	5322 209 11379
D 1711	LM31IN N.S	5322 209 85503
D 1712	PC74HCT132P PEL	4822 209 83044
D 1713	PC74HCT175P PEL	5322 209 11479
D 1714	SN74LS05N T.I	5322 209 84994
D 1716	PC74HCT03P PEL	5322 209 11316
D 1717	MC68000RC8 MOT	5322 209 71666
D 1718	SN74LS541N T.I	5322 209 71671
D 1719	SN74LS541N T.I	5322 209 71671
D 1721	SN74LS541N T.I	5322 209 71671
D 1722	SN74LS641N-1 T	5322 209 83215
D 1723	SN74LS641N-1 T	5322 209 83215
D 1729	PC74HCT04P PEL	4822 209 82341
D 1731	C2606NQD SIG	5322 209 71659
D 1732	PC74HCT32P PEL	5322 209 11266
D 1733	PC74HCT00P PEL	5322 209 11105
D 1734	PC74HCT08P PEL	5322 209 11265
D 1736	PC74HCT74P PEL	5322 209 11109
D 1737	PC74HCT10P PEL	5322 209 11107
D 1738	PC74HCT32P PEL	5322 209 11266
D 1739	PC74HCT32P PEL	5322 209 11266
D 1741	PC74HCT139P PEL	5322 209 11112
D 1742	PC74HCT02P PEL	5322 209 111106

POSNR	DESCRIPTION	ORDERING CODE
D 1743	PC74HCT30P PEL	5322 209 11492
D 1744	PC74HCT138P PEL	5322 209 11111
D 1746	SN74LS541N T.I	5322 209 71671
D 1747	SN74LS541N T.I	5322 209 71671
D 1748	PC74HCT164P PEL	5322 209 11268
G 1701 L 1701 L 1702 L 1703 R 1701	LOCO16.0 PEL 2.2UH TDK 2.2UH TDK 2.2UH TDK -105-472 4K7	5322 216 61456 4822 157 51757 4822 157 51757 4822 157 51757 4822 157 51757 5322 111 90474
R 1702	MRS25 1% 100K	4822 116 52973
R 1703	MRS25 1% 10K	4822 116 53022
R 1704	MRS25 1% 100K	4822 116 52973
R 1706	MRS25 1% 100K	4822 116 53022
R 1707	MRS25 1% 5K11	5322 116 53494
R 1708	MRS25 1% 5K11	5322 116 53494
R 1709	MRS25 1% 511E	5322 116 53135
R 1711	MRS25 1% 10K	4822 116 53022
R 1712	MRS25 1% 2K15	5322 116 53239
R 1713	MRS25 1% 562E	5322 116 53214
R 1714	MRS25 1% 100E	5322 116 53126
R 1716	MRS25 1% 10K	4822 116 53022
R 1717	MRS25 1% 100E	5322 116 53126
R 1718	MRS25 1% 562E	5322 116 53214
R 1719	MRS25 1% 147E	5322 116 53569
R 1722	-105-472 4K7	5322 111 90474
R 1723	-105-472 4K7	5322 111 90474
R 1724	-105-472 4K7	5322 111 90474
R 1726	-105-222 2K2	5322 111 91245
R 1727	MRS25 1% 10K	4822 116 53022
R 1728	MRS25 1% 511E	5322 116 53135
R 1731	MRS25 1% 511E	5322 116 53135
R 1732	MRS25 1% 511E	5322 116 53135
R 1733	MRS25 1% 511E	5322 116 53135
R 1741	MRS25 1% 562E	5322 116 53214
R 1742 R 1743 R 1744 R 1746 R 1747	MRS25 1% 909E MRS25 1% 562E MRS25 1% 909E MRS25 1% 909E	4822 116 53533 5322 116 53214 4822 116 53533 5322 116 53214 4822 116 53533
R 1772	NFR25 5% 1E	4822 111 30483
R 1773	NFR25 5% 1E	4822 111 30483
R 1779	MRS25 1% 10K	4822 116 53022
R 1781	MRS25 1% 1K	4822 116 53108
R 1782	MRS25 1% 1K	4822 116 53108
R 1783	MRS25 1% 1K	4822 116 53108
V 1701	BZV46-C2V0 PEL	4822 130 31248
V 1702	BC548C PEL	4822 130 44196
V 1703	BAW62 PEL	4822 130 30613
V 1704	BC548C PEL	4822 130 44196
V 1706	BC548C PEL	4822 130 44196
V 1707	BAT85 PEL	4822 130 31983
V 1708	BC558B PEL	4822 130 44197
V 1709	BZX79-C3V9 PEL	4822 130 31981
V 1711	BC548C PEL	4822 130 44196
V 1712	BD140 PEL	4822 130 40824
V 1713	BZX79-C3V9 PEL	4822 130 31981
V 1714	BAH62 PEL	4822 130 30613

SA TINU		
POSNR	DESCRIPTION	ORDERING CODE
C 1401 C 1402 C 1403 C 1404 C 1406	2% 330PF 10V 20% 33UF -20+50% 10NF -20+50% 10NF -20+50% 10NF	4822 122 31414 4822 122 31414 4822 122 31414
C 1407 C 1408 C 1409 C 1411 C 1412	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	
C 1413	-20+50X 10NF	4822 122 31414
D 1401	PC74HCT138P PEL	5322 209 11111
D 1402	74F251APC FSC	5322 209 71656
D 1403	74F251APC FSC	5322 209 71656
D 1404	PC74HCT11P PEL	4822 209 11427
D 1406	74F04PC FSC	5322 209 81577
D 1407	74F08PC FSC	5322 209 81574
D 1408	SN74LS38N T.I	5322 209 85605
D 1409	74F257APC FSC	5322 209 71672
D 1411	74F257APC FSC	5322 209 71672
D 1412	74F257APC FSC	5322 209 71672
D 1413	PC74HCT541P PEL	5322 209 11487
D 1414	PC74HCT541P PEL	5322 209 11487
D 1416	PC74HCT541P PEL	5322 209 11487
D 1417	PC74HCT541P PEL	5322 209 11487
D 1418	PC74HCT574P PEL	5322 209 11489
D 1419	PC74HCT574P PEL	5322 209 11489
D 1421	PC74HCT574P PEL	5322 209 11489
D 1422	PC74HCT173P PEL	5322 209 11477
D 1423	SN74LS125AN T.I	5322 209 81569
D 1424	74F74PC FSC	5322 209 81474
D 1426	TMM2016AP-90	5322 209 71653
D 1427	TMM2016AP-90	5322 209 71653
D 1428	TMM2016AP-90	5322 209 71653
D 1429	TMM2016AP-90	5322 209 71653
D 1431	SN74AS574N T.I	5322 209 71658
D 1432	SN74AS574N T.I	5322 209 71658
D 1433	SN74AS574N T.I	5322 209 71658
D 1434	SN74AS574N T.I	5322 209 71658
D 1437	74F174PC FSC	5322 209 83326
D 1438	74F174PC FSC	5322 209 83326
D 1439	74F174PC FSC	5322 209 83326
D 1441	74F174PC FSC	5322 209 83326
D 1442	74F174PC FSC	5322 209 83326
D 1443	PC74HCT174P PEL	5322 209 11478
D 1444 D 1446 D 1447 D 1448 D 1449	PC74HCT174P PEL PC74HCT283P PEL PC74HCT283P PEL PC74HCT283P PEL PC74HCT283P PEL PC74HCT257P PEL	5322 209 11478 5322 209 11493 5322 209 11493 5322 209 11493 5322 209 11114
D 1451	PC74HCT257P PEL	5322 209 11114
D 1452	PC74HCT257P PEL	5322 209 11114
D 1453	PC74HCT191P PEL	5322 209 11481
D 1454	PC74HCT191P PEL	5322 209 11481
D 1456	PC74HCT191P PEL	5322 209 11481
D 1458	74F175PC FSC	5322 209 81542
D 1459	74F175PC FSC	5322 209 81542
D 1461	74F32PC FSC	4822 209 82133
L 1401	2.2UH TDK	4822 157 51757
R 1401	MRS25 1% 121E	4822 116 52955

POSNR	DESCRIPTION	ORDERING CODE
R 1402	MRS25 1% 5K11	5322 116 53494
R 1403	MRS25 1% 5K11	5322 116 53494
R 1404	MRS25 1% 5K11	5322 116 53494
R 1406	MRS25 1% 464E	5322 116 53232
R 1407	MRS25 1% 464E	5322 116 53232
R 1408	MRS25 1% 464E	5322 116 53232
R 1409	MRS25 1% 464E	5322 116 53232
R 1411	MRS25 1% 1K	4822 116 53108
UNIT A9		
POSNR	DESCRIPTION	ORDERING CODE
C 1201	-20+50% 10NF	4822 122 31414
C 1203	-20+50% 10NF	4822 122 31414
C 1204	-20+50% 10NF	4822 122 31414
C 1206	-20+50% 10NF	4822 122 31414
C 1207	-20+50% 10NF	4822 122 31414
C 1208	-20+50% 10NF	4822 122 31414
C 1209	10V 20% 33UF	5322 124 21957
C 1216	-20+50% 10NF	4822 122 31414
C 1217	-20+50% 10NF	4822 122 31414
C 1219	-20+50% 10NF	4822 122 31414
C 1223	-20+50% 10NF	4822 122 31414
C 1224	-20+50% 10NF	4822 122 31414
C 1227	10V 20% 33UF	5322 124 21957
C 1228	10V 20% 33UF	5322 124 21957
C 1229	-20+50% 10NF	4822 122 31414
C 1231	19V 20% 33UF	5322 124 21957
C 1232	10V 20% 10UF	5322 124 21956
C 1233	10V 20% 33UF	5322 124 21957
C 1234	-20+50% 10NF	4822 122 31414
C 1236	-20+50% 10NF	4822 122 31414
C 1237	-20+50% 10NF	4822 122 31414
C 1238	-20+50% 10NF	4822 122 31414
C 1239	-20+50% 10NF	4822 122 31414
C 1241	-20+50% 10NF	4822 122 31414
C 1242	-20+50% 10NF	4822 122 31414
C 1243	-20+50% 10NF	4822 122 31414
C 1244	-20+50% 10NF	4822 122 31414
C 1248	-20+50% 10NF	4822 122 31414
C 1249	-20+50% 10NF	4822 122 31414
C 1251	-20+50% 10NF	4822 122 31414
C 1252	-20+50% 10NF	4822 122 31414
C 1253	-20+50% 10NF	4822 122 31414
C 1254	10V 20% 33UF	5322 124 21957
C 1256	2% 82PF	4822 122 31237
C 1257	2% 82PF	4822 122 31237
C 1258	2% 56PF	4822 122 32027
C 1259	2% 56PF	4822 122 32027
D 1201	PC74HCT04P PEL	4822 209 82341
D 1202	PC74HCT11P PEL	4822 209 11427
D 1203	PC74HCT245P PEL	5322 209 11117
D 1204	PC74HCT243P PEL	5322 209 11474
D 1206	PC74HCT243P PEL	5322 209 11474
D 1207	PC74HCT373P PEL	5322 209 11118
D 1208	PC74HCT373P PEL	5322 209 11118
D 1209	74F08PC FSC	5322 209 81574
D 1211	PC74HCT86P PEL	5322 209 11473
D 1212	PC74HCT86P PEL	5322 209 11473
D 1213	PC74HCT86P PEL	5322 209 11473
D 1214	PC74HCT86P PEL	5322 209 11473
D 1216	PC74HCT273P PEL	5322 209 11485

POSNR	DESCRIPTION	ORDERING CODE
D 1217	PC74HCT273P PEL	5322 209 11485
D 1223	74F86PC FSC	5322 209 81539
D 1224	PC74HCT374P PEL	5322 209 11119
D 1226	PC74HCT374P PEL	5322 209 11119
D 1227	PC74HCT374P PEL	5322 209 11266
D 1228	74F00PC FSC	5322 209 81534
D 1229	74F32PC FSC	4822 209 82133
D 1231	74F74PC FSC	5322 209 81474
D 1232	PC74HCT157P PEL	5322 209 11263
D 1233	74F175PC FSC	5322 209 81542
D 1234	74F257APC FSC	5322 209 71672
D 1236	PC74HCT257P PEL	5322 209 11114
D 1237	PC74HCT257P PEL	5322 209 11114
D 1238	PC74HCT257P PEL	5322 209 11114
D 1239	PC74HCT257P PEL	5322 209 11114
D 1241	PC74HCT257P PEL	5322 209 11114
D 1242	PC74HCT299P PEL	5322 209 11486
D 1243	PC74HCT299P PEL	5322 209 11486
D 1244	PC74HCT04P PEL	4822 209 82341
D 1246	PC74HCT04P PEL	4822 209 82341
D 1247	PC74HCT30P PEL	5322 209 11492
D 1248	PC74HCT30P PEL	5322 209 11492
D 1249	M6264P-10 HIT	5322 209 83327
D 1251	M6264P-10 HIT	5322 209 83327
D 1252	D2147H INT	5322 209 11495
D 1253	D2147H INT	5322 209 11495
R 1201	MRS25 1% 464E	5322 116 53232
R 1202	MRS25 1% 464E	5322 116 53232
R 1203	MRS25 1% 5K11	5322 116 53494
R 1204	MRS25 1% 5K11	5322 116 53494
R 1206	MRS25 1% 5K11	5322 116 53494
R 1207	MRS25 1% 464E	5322 116 53232
R 1208	MRS25 1% 464E	5322 116 53232
R 1209	MRS25 1% 464E	5322 116 53232
R 1211	MRS25 1% 464E	5322 116 53232
R 1212	NFR25 5% 1E	4822 111 30483
R 1213	NFR25 5% 1E	4822 111 30483
R 1214	NFR25 5% 1E	4822 111 30483
R 1216	NFR25 5% 1E	4822 111 30483
R 1217	NFR25 5% 1E	4822 111 30483
R 1218	NFR25 5% 1E	4822 111 30483
R 1219	NFR25 5% 1E	4822 111 30483

UNIT All

	-	
POSNR	DESCRIPTION	ORDERING_CODE
C 0601	-10+50% 47UF	4822 124 20699
C 0602	-20+50% 10NF	4822 122 31414
C 0603	-20+50% 10NF	4822 122 31414
C 0604	2% 10PF	4822 122 32185
C 0606	-20+50% 10NF	4822 122 32185
C 0609	-10+50% 47UF	4822 124 20699
C 0611	-20+50% 10NF	4822 122 31414
C 0612	-10+50% 47UF	4822 124 20699
C 0613	-20+50% 10NF	4822 122 31414
C 0614	-20+50% 10NF	4822 122 31414
C 0616	-20+50% 10NF	4822 122 31414
C 0617	-20+50% 10NF	4822 122 31414
C 0618	-10+50% 47UF	4822 124 20699
C 0619	-20+50% 10NF	4822 122 31414
C 0621	-20+50% 10NF	4822 122 31414
C 0622	-10+50% 47UF	4822 124 20699
C 0623	-20+50% 10NF	4822 122 31414
C 0624	-10+50% 100UF	4822 122 20701
C 0626	-20+50% 10NF	4822 122 31414
C 0627	-10+50% 100UF	4822 124 20701
C 0628	-20+50% 10NF	4822 122 31414
C 0629	-10+50% 100UF	4822 124 20701
C 0631	-20+50% 10NF	4822 122 31414
C 0632	-10+50% 100UF	4822 124 20701
C 0633	-20+50% 10NF	4822 122 31414
C 0634	-10+50% 100UF	4822 124 20701
C 0636	-20+50% 10NF	4822 122 31414
C 0637	-10+50% 109UF	4822 124 20701
C 0638	-20+50% 10NF	4822 122 31414
C 0639	-20+50% 10NF	4822 122 31414
C 0641	-20+50% 10NF	4822 122 31414
C 0642	-20+50% 10NF	4822 122 31414
C 0643	-20+50% 10NF	4822 122 31414
C 0644	-20+50% 10NF	4822 122 31414
C 0646	-20+50% 10NF	4822 122 31414
C 0647	-20+50% 10NF	4822 122 31414
C 0648	-20+50% 10NF	4822 122 31414
C 0649	-20+50% 10NF	4822 122 31414
C 0651	-10+50% 47UF	4822 124 20699
C 0652	-20+50% 10NF	4822 122 31414
C 0653	-10+50% 47UF	4822 124 20699
C 0654	-20+50% 10NF	4822 122 31414
C 0658	-10+50% 47UF	4822 124 20699
C 0659	-10+50% 47UF	4822 124 20699
D 0601	N74LS266N SIG	5322 209 86163
D 0602	N74LS266N SIG	5322 209 86163
D 0603	N74LS266N SIG	5322 209 86163
D 0604	PC74HCT374P PEL	5322 209 11119
D 0606	PC74HCT374P PEL	5322 209 11119
D 0607	74F08PC FSC	5322 209 81574
D 0608	PC74HCT74P PEL	5322 209 11109
D 0609	PC74HCT74P PEL	5322 209 11109
D 0611	PC74HCT161P PEL	5322 209 11476
D 0612	ARRAY 09 0127	5322 209 80992
D 0614	PC74HCT04P PEL	4822 209 82341
N 0601	CA3086 RCA	5322 209 11225
N 0602	LM79L15ACZ N.S	5322 209 82751
N 0603	LM78L15ACZ N.S	4822 209 80889
N 0604	LM78L15ACZ N.S	4822 209 80889
N 0606	ADC803CM BBR	5322 209 71668

POSNR	DESCRIP	TION	ORDERING	CODE
R 0601	MRS25	1% 51E1	5322 116	53213
R 0602	MRS25	1% 10K	4822 116	53022
R 0603	MRS25	1% 51E1	5322 116	53213
R 0604	MRS25	1% 51E1	5322 116	53213
R 0606	MRS25	1% 51E1	5322 116	53213
R 0607	MRS25	1% 10K	4822 116	53022
R 0608	MRS25	1% 51E1	5322 116	53213
R 0609	MRS25	1% 51E1	5322 116	53213
R 0611	MRS25	1% 100E	5322 116	53126
R 0612	MRS25	1% 100E	5322 116	53126
R 0613	MRS25	1% 51E1	5322 116	53213
R 0614	MRS25	1% 51E1	5322 116	53213
R 0616	MRS25	1% 100E	5322 116	53126
R 0617	MRS25	1% 100E	5322 116	53126
R 0618	MRS25	1% 10E	4822 116	52891
R 0619	MRS25	1x 51E1	5322 116	53213
R 0621	MRS25	1x 5K11	5322 116	53494
R 0622	MRS25	1x 10K	4822 116	53022
R 0623	MRS25	1x 10K	4822 116	53022
R 0624	MRS25	1x 1K	4822 116	53108
R 0626	MRS25	1% 2K37	5322 116	53536
R 0627	MRS25	1% 51E1	5322 116	53213
R 0628	MRS25	1% 619E	5322 116	53337
R 0629	MRS25	1% 215E	5322 116	53325
R 0631	MRS25	1% 1K1	5322 116	53473
R 0632	MRS25	1% 51E1	5322 116	53213
R 0633	MRS25	1% 162E	5322 116	53523
R 0634	MRS25	1% 825E	5322 116	53541
R 0635	MRS25	1% 51E1	5322 116	53213
R 0636	MRS25	1% 5K11	5322 116	53494
R 0637	MRS25	1x 7K5	4822 116	53028
R 0638	MRS25	1x 5E11	4822 116	52999
R 0639	MRS25	1x 8K25	5322 116	53267
R 0640	MRS25	1x 51E1	5322 116	53213
R 0641	MRS25	1x 51E1	5322 116	53213
R 0642	MRS 25	1% 1K47	5322 116	53185
R 0643	MRS 25	1% 51E1	5322 116	53213
R 0644	MRS 25	1% 511E	5322 116	53135
R 0646	MRS 25	1% 196E	5322 116	53492
R 0647	MRS 25	1% 51E1	5322 116	53213
R 0648	MRS25	1x 51E1	5322 116	53213
R 0649	MRS25	1x 619E	5322 116	53337
R 0651	MRS25	1x 619E	5322 116	53337
R 0652	MRS25	1x 100E	5322 116	53126
R 0653	MRS25	1x 100E	5322 116	53126
R 0654 R 0657 R 0658 R 0659 R 0661	MRS25 MRS25 MRS25 MRS25 MRS25 NFR25	1x 100E 1x 10E 1x 12IE 1x 100E 5x 1E	5322 116 4822 116 4822 116 5322 116 4822 111	53126 52891 52955 53126 30483
R 0662	NFR25	5x 1E	4822 111	30483
R 0663	NFR25	5x 1E	4822 111	30483
R 0664	NFR25	5x 1E	4822 111	30483
R 0666	NFR25	5x 1E	4822 111	30483
R 0667	NFR25	5x 1E	4822 111	30483
R 0668	MRS25	1% 10K	4822 116	53022
R 0669	MRS25	1% 10K	4822 116	53022
R 0671	MRS25	1% 10K	4822 116	53022
R 0672	MRS25	1% 10K	4822 116	53022
R 0673	MRS25	1% 10K	4822 116	53022
R 0674	MRS25	1% 1K	4822 116	53108
R 0676	MRS25	1% 5K11	5322 116	53494
R 0677	MRS25	1% 5K11	5322 116	53494
V 0601	BFQ22S	PEL	5322 130	42031
V 0602	BFQ22S	PEL	5322 130	42031

POSNR	DESCRIPTION	ORDERING CODE
V 0603	BC558B PEL	4822 130 44197
V 0604	BFQ24 PEL	5322 130 41664
V 0606	BFQ24 PEL	5322 130 41664
V 0607	BFQ22S PEL	5322 130 42031
V 0608	BFQ24 PEL	5322 130 41664
V 0609	BC558B PEL	4822 130 44197
V 0611	BF199 PEL	4822 130 44154
V 0612	BC548C PEL	4822 130 44196
V 0613	BZX79-C4V7 PEL	4822 130 34174
V 0614	BZX79-C4V7 PEL	4822 130 34174
V 0616	BZV46-CIV5 PEL	5322 130 34865
V 0617	BAW62 PEL	4822 130 30613
V 0618	BAW62 PEL	4822 130 30613
V 0619	BZX79-C5V1 PEL	4822 130 34233
V 0620	BZX79-C5V1 PEL	4822 130 34233
UNIT Al:	2	
POSNR	DESCRIPTION	ORDERING CODE
	-104 330E/470E -104 330E/470E -104 330E/470E -104 330E/470E -104 330E/470E	5322 111 90836 5322 111 90836 5322 111 90836 5322 111 90836 5322 111 90836
M 0507	-104 330E/470E	5322 111 90836
R 0508	-104 330E/470E	5322 111 90836

UNIT Al	3	
POSNR	DESCRIPTION	ORDERING CODE
C 4206	-10+50% 150UF	4822 124 20672
C 4207	-10+50% 150UF	4822 124 20672
C 4208	-20+50% 10NF	4822 122 31414
C 4209	-20+50% 10NF	4822 122 31414
C 4211	-20+50% 10NF	4822 122 31414
C 4212	-20+50% 10NF	4822 122 31414
C 4213	-20+50% 10NF	4822 122 31414
C 4214	-20+50% 10NF	4822 122 31414
C 4216	-20+50% 10NF	4822 122 31414
C 4217	-20+50% 10NF	4822 122 31414
D 4201	PC74HCT4051P	5322 209 71662
D 4202	PC74HCT27P PEL	5322 209 11472
D 4203	SN74LS245N T.I	5322 209 86225
D 4204	PC74HCT138P PEL	5322 209 11111
D 4206	PC74HCT374P PEL	5322 209 11119
D 4207	PC74HCT374P PEL	5322 209 11119
H 4201	CQY54A-2 PEL	4822 130 31128
H 4202	CQY54A-2 PEL	4822 130 31128
H 4203	CQY54A-2 PEL	4822 130 31128
H 4204	CQY54A-2 PEL	4822 130 31128
H 4206	CQY54A-2 PEL	4822 130 31128
H 4207	CQY54A-2 PEL	4822 130 31128
H 4208	CQY54A-2 PEL	4822 130 31128
R 4201	MRS25 1% 1K47	5322 116 53185
R 4202	-105-103 10K	5322 111 90473
R 4203	MRS25 1% 1K96	5322 116 53237
R 4204	-105-102 1K	5322 111 90463
R 4206	MRS25 1% 287E	5322 116 53221
R 4207	MRS25 1% 287E	5322 116 53221
R 4208	MRS25 1% 287E	5322 116 53221
R 4209	MRS25 1% 287E	5322 116 53221
R 4211	MRS25 1% 287E	5322 116 53221
R 4212	MRS25 1% 287E	5322 116 53221
R 4213	MRS25 1% 287E	5322 116 53221
R 4214	MRS25 1% 287E	5322 116 53221
R 4216	MRS25 1% 287E	5322 116 53221
R 4217	MRS25 1% 287E	5322 116 53221
R 4218	MRS25 1% 287E	5322 116 53221
R 4219	MRS25 1% 287E	5322 116 53221
R 4221	MRS25 1% 287E	5322 116 53221
R 4222 R 4223 R 4224 S 4216 S 4217	-105-102 1K MRS25 1% 1E MRS25 1% 1E	5322 111 90463 4822 116 52976 4822 116 52976 5322 276 14338 5322 276 14338
\$ 4218 \$ 4219 \$ 4221 \$ 4222 \$ 4223		5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338
\$ 4224 \$ 4226 \$ 4227 \$ 4228 \$ 4229		5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338
S 4231 S 4232 S 4233 S 4234 S 4236	2-P MET LED 2-P MET LED 2-P MET LED	5322 276 11459 5322 276 11856 5322 276 11459 5322 276 11459 5322 276 11856

POSNR	DESCRIPTI	ON.	ORDERING CODE
S 4237 S 4238 S 4239 S 4241 V 4201	2-P MET BR BR BR BAN62	LED PEL	5322 276 11459 5322 277 10878 5322 277 10878 5322 277 10878 5322 277 10878 4822 130 30613
V 4202 V 4203 V 4204 V 4206 V 4207	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4208 V 4209 V 4211 V 4212 V 4213	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4214 V 4216 V 4217 V 4218 V 4219	BAH62 BAH62 BAH62 BAH62 BAH62	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4221 V 4222 V 4223 V 4224 V 4226	BAH62 BAH62 BAH62 BAH62 BAH62	PEL PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4227 V 4228 V 4229 V 4231 V 4232	BAN62 BAN62 BAN62 BAN62 BAN62	PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4233 V 4234 V 4236 V 4237 V 4238	BAH62 BAH62 BAH62 BAH62 BAH62	PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4239 V 4241 V 4242 V 4243 V 4244	BAN62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4246 V 4247 V 4248 V 4249 V 4251	BAN62 BAN62 BAN62 BAN62 BAN62	PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4252 V 4253 V 4254 V 4256 V 4257	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 4258	BAW62	PEL	4822 130 30613

UNIT A14

POSNR	DESCRIPTION		ORDERING CODE
		`	
C 4001 C 4002	2% 100 2% 100	PF	4822 122 31316 4822 122 31316 4822 122 31316
C 4002 C 4003 C 4004 C 4006	2% 100 2% 100	PF	4822 122 31316 4822 122 31316
C 4004	2% 100 2% 100	PF	4822 122 31316
C 4007	2% 100 2% 100	PF	4822 122 31316 4822 122 31316
C 4008 C 4009	2% 100 2% 100	PF	4822 122 31316 4822 122 31316
C 4011	2% 100	PF	4822 122 31316
C 4012	2% 100		4822 122 31316
C 4013 C 4014	2% 100 2% 100	PF	4822 122 31316 4822 122 31316
C 4016	2% 100	PF	4822 122 31316
C 4013 C 4014 C 4016 C 4017 C 4018	2× 100 2× 100	PF. PF	4822 122 31316 4822 122 31316 4822 122 31316 4822 122 31316 4822 122 31316 4822 122 31316
	2% 100	PF PF PF PF	6822 122 31376
C 4021	2% 100		
C 4022 C 4023	2x 100 2x 100	PF	4822 122 31316 4822 122 31316
C 4024	2% 100	PF	4822 122 31316
C 4026	2% 100	PF	4822 122 31316
C 4026 C 4027 C 4028 C 4029 C 4031	2x 100 -20+50x 10	IPF INF	4822 122 31316 4822 122 31316 4822 122 31414 4822 122 31414 4822 122 31414
C 4029 C 4031	-20+50% 10	NF NF	4822 122 31414 4822 122 31414
C 4032 C 4033 C 4034 C 4036 C 4037	-10+50x 150 -10+50x 150	UF	4822 124 20672 4822 124 20672 4822 124 20672 4822 122 31414 4822 122 31414
C 4034	-10+50% 150 -20+50% 10	UF	4822 124 20672 4822 124 20672 4822 122 31414 4822 122 31414
C 4037	-20+50× 10	NF	4822 122 31414
C 4038 C 4039	-20+50% 10	NF	4822 122 31414
C 4038 C 4039 C 4041 C 4042 C 4043	-20+50% 10 -20+50% 10	NF NF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
C 4042 C 4043	-20+50% 10	NF	4822 122 31414
C 4044 C 4046 C 4047 C 4048 D 4001	-20+50% 10 -20+50% 10	NF NF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
C 4047	-20+50% 10	NF	4822 122 31414 4822 122 31414 4822 122 31414
C 4048 D 4001	HEF40106BP P	NF EL	4822 209 10318
D 4002	HEF40106RP P	EL	4822 209 10318
D 4003	HEF4070BP P	EL	4822 209 10265
D 4004	HEF4070BP P HEF4082BP P	EL EL	4822 209 10271
D 4007	MEF4070BP P	EL	4822 209 10265
n 4008	HEF40106BP P	EL	4822 209 10318
D 4009 D 4011	PC74HCT374P P	EL	5322 209 11119 5322 209 11119 5322 209 11119
D 4012 D 4013	PC74HCT374P P PC74HCT138P P	EL EL	5322 209 11119 5322 209 11111
D 4014	HEF4013BP P	EL	4822 209 10266 4822 209 10248 4822 209 10318
D 4017 H 4001	HEF40106BP P	EL	4822 209 10318 4822 130 41541
H 4002	CQY58A P	EL	4822 130 41541 5322 130 31643
H 4003	CQY58A P	EL	5322 130 31643
H 4004 H 4006		EL	4822 130 41541 4822 130 41541 5322 130 31643
H 4007	CQY58A P	EL .	4822 130 41541 5322 130 31643 5322 130 31643
H 4008	Lei DOA	L.L.	SOUTH STORY

POSNR	DESCRIPTIO	N	ORDER	ING CODE
H 4009	BPW22A-I	PEL	4822	130 41541
H 4011	BPW22A-I	PEL	4822	130 41541
H 4012	CQY58A	PEL	5322	130 31643
H 4013	CQY58A	PEL	5322	130 31643
H 4014	BPW22A-I	PEL	4822	130 41541
H 4016	BPW22A-I	PEL	4822	130 41541
H 4017	CQY58A	PEL	5322	130 31643
H 4018	CQY58A	PEL	5322	130 31643
H 4019	BPW22A-I	PEL	4822	130 41541
H 4021	BPW22A-I	PEL	4822	130 41541
H 4022	CQY58A	PEL	5322	130 31643
H 4023	CQY58A	PEL	5322	130 31643
H 4024	BPW22A-I	PEL	4822	130 41541
H 4026	BPW22A-I	PEL	4822	130 41541
H 4027	CQY58A	PEL	5322	130 31643
H 4028	CQY58A	PEL	5322	130 31643
H 4029	BPW22A-I	PEL	4822	130 41541
H 4031	BPW22A-I	PEL	4822	130 41541
H 4032	CQY58A	PEL	5322	130 31643
H 4033	CQY58A	PEL	5322	130 31643
H 4034	BPW22A-I	PEL	4822	130 41541
H 4036	BPW22A-I	PEL	4822	130 41541
H 4037	CQY58A	PEL	5322	130 31643
H 4038	CQY58A	PEL	5322	130 31643
H 4039	BPW22A-I	PEL	4822	130 41541
H 4041	BPW22A-I	PEL	4822	130 41541
H 4042	CQY58A	PEL	5322	130 31643
H 4043	CQY58A	PEL	5322	130 31643
H 4044	BPW22A-I	PEL	4822	130 41541
H 4046	BPW22A-I	PEL	4822	130 41541
H 4047	CQY58A	PEL	5322	130 31643
H 4048	CQY58A	PEL	5322	130 31643
H 4049	BPW22A-I	PEL	4822	130 41541
H 4051	BPW22A-I	PEL	4822	130 41541
H 4052	CQY58A	PEL	5322	130 31643
H 4053	CQY58A	PEL	5322	130 31643
H 4054	BPW22A-I	PEL	4822	130 41541
R 4001	MRS25 1%	110E	4822	116 52906
R 4002	MRS25 1%	110E	4822	116 52906
R 4003	MRS25 1%	110E	4822	116 52906
R 4004	MRS25 1%	110E	4822	116 52906
R 4006	MRS25 1%	110E	4822	116 52906
R 4007	MRS25 1%	110E	4822	116 52906
R 4008	MRS25 1%	110E	4822	116 52906
R 4009	MRS25 1%	110E	4822	116 52906
R 4011	MRS25 1%	110E	4822	116 52906
R 4012	MRS25 1%	110E	4822	116 52906
R 4013	MRS25 1%	110E	4822	116 52906
R 4014	MRS25 1%	2K15	5322	116 53239
R 4016	MRS25 1%	2K15	5322	116 53239
R 4017	MRS25 1%	1E	4822	116 52976
R 4018	MRS25 1%	1E	4822	116 52976
R 4019	MRS25 1%	1E	4822	116 52976
R 4021	-101-333	33K	5322	111 90881
R 4022	-101-333	33K	5322	111 90881
R 4023	-105-103	10K	5322	111 90473
R 4024	-105-103	10K	5322	111 90473
R 4026	-105-103	10K	5322	111 90473
R 4027	-105-103	10K	5322	111 90473
R 4028	-101-333	33K	5322	111 90881
R 4029	-101-333	33K	5322	111 90881

UNIT A15				
POSNR	DESCRIPTION	ORDERING CODE		
C 2801	400V 10% 100NF	5322 121 44198		
C 2802	-20+50% 10NF	4822 122 31414		
C 2803	20% 470PF	5322 122 50086		
C 2804	2% 100PF	4822 122 31316		
C 2805	-20+50% 10NF	5322 122 50091		
C 2806 C 2807 C 2808 C 2809 C 2810	20% 1NF 400V 10% 100NF -20+50% 10NF -10+10% 220PF -20+50% 10NF	5322 122 50077 5322 121 44198 5322 122 50091 5322 122 50091		
C 2811	-20+50% 10NF	4822 122 31414		
C 2812	-20+50% 10NF	4822 122 31414		
C 2813	-20+50% 10NF	4822 122 31414		
R 2801	MRS25 1% 10E	4822 116 52891		
R 2802	MRS25 1% 511K	5322 116 53334		
R 2803	MRS25 1% 21K5	5322 116 53241		
R 2804	MRS25 1% 68K1	5322 116 53338		
R 2806	MRS25 1% 237E	5322 116 53259		
R 2807	MRS25 1% 100K	4822 116 52973		
R 2808	MRS25 1% 1M	4822 116 52843		
R 2809	MRS25 1% 1M	4822 116 52843		
R 2811	MRS25 1% 31K6	5322 116 53262		
R 2812	VR25 5% 10M	4822 110 72214		
R 2813	MRS25 1% 511E	5322 116 53135		
R 2814	MRS25 1% 1K	4822 116 53108		
R 2816	MRS25 1% 68K1	5322 116 53338		
R 2821	VR37 5% 3M3	4822 110 42201		
R 2822	VR37 5% 4M7	4822 110 42205		
R 2823	VR25 5% 2M2	4822 110 72196		
R 2824	VR25 5% 2M2	4822 110 72196		
R 2826	VR25 5% 2M2	4822 110 72196		
R 2827	VR25 5% 2M2	4822 110 72196		
R 2828	MRS25 1% 100E	5322 116 53126		
R 2831	MRS25 1% 38K3	4822 116 53526		
R 2832	MTP10 20% 10K	5322 101 14066		
R 2833	MRS25 1% 681K	5322 116 53593		
R 2834	MRS25 1% 681K	5322 116 53593		
R 2836	MRS25 1% 1K	4822 116 53108		
V 2801	BF422 PEL	4822 130 41782		
V 2802	BF422 PEL	4822 130 41782		
V 2803	BF423 PEL	4822 130 41646		
V 2804	BAV21 PEL	4822 130 30842		
V 2806	BAV21 PEL	4822 130 30842		
V 2807	BZX79-C7V5 PEL	4822 130 30861		
V 2808	BF422 PEL	4822 130 41782		
V 2809	BF422 PEL	4822 130 41782		
V 2816	BF423 PEL	4822 130 41646		
V 2817	BF423 PEL	4822 130 41646		
V 2818	BF423 PEL	4822 130 41646		
V 2819	BF423 PEL	4822 130 41646		

PEL

4822 130 30613

V 2821 BAN62

UNIT Al	6 UNIT A17	UNIT A18
POSNR	DESCRIPTION	ORDERING CODE
R 0001	CPP12 20% 47K	5322 101 20945
R 0002	CPP12 20% 47K	5322 101 20946
R 0003	CPP12 20% 47K	5322 101 20945
R 0004	CPP12 20% 47K	5322 101 20946
R 0005	CPP12 20% 47K	5322 101 20945
R 3001 R 3002 S 0002 S 0003 S 0004	NFR25 5% 1E MRS25 1% 383E 2-P MET LED 2-P MET LED	4822 111 30483 5322 116 53332 5322 276 11459 5322 276 11459 5322 276 14338
S 0005 S 0006 S 0007 S 0008 S 0009		5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338 5322 276 14338
\$ 0010 \$ 0011 V 3001 V 3002 V 3003	BC548C PEL BC558B PEL BD140 PEL	5322 276 14338 5322 276 14338 4822 130 44196 4822 130 44197 4822 130 40824
UNIT Al	9	
POSNR	DESCRIPTION	ORDERING CODE
C 4401	250V 10% 220NF	5322 121 44142
C 4402	ME275 20% 2.2NF	5322 121 42978
C 4403	-20+50% 10NF	4822 122 31414
C 4404	-20+50% 10NF	4822 122 31414
C 4406	-20+50% 10NF	4822 122 31414
C 4407	ME275 20% 2.2NF	5522 121 42978
C 4408	63V 10% 470NF	5522 121 42979
C 4409	-20+50% 10NF	4822 122 31414
C 4411	63V 10% 100NF	5322 121 42492
C 4412	-20+50% 10NF	4822 122 31414
C 4413	-20+50% 10NF	4822 122 31414
C 4414	63V 10% 100NF	5322 121 42492
C 4416	-20+20% 330UF	5322 124 21472
C 4417	-20+20% 330UF	5322 124 21472
C 4418	-20+20% 150UF	4822 124 21695
C 4419	160V 1% 33NF	5322 121 50997
C 4422	2000V 5% 2.2NF	4822 121 41339
C 4423	63V 10% 100NF	5322 121 42492
C 4424	-10+50% 33UF	4822 124 20712
C 4427	2% 220PF	4822 122 30094
C 4428	-20+50% 10NF	4822 122 31414
C 4429	-20+20% 6800UF	4822 124 40692
C 4430	100V 10% 22NF	5322 121 42496
C 4431	-20+20% 6800UF	4822 124 40692
C 4432	-20+20% 6800UF	4822 124 40692
C 4433	-20+20% 6800UF	4822 124 40692
C 4434	-10+50% 680UF	4822 124 20685
C 4436	-20+20% 6800UF	4822 124 40692
C 4437	-10+50% 6800UF	4822 124 20685
C 4438	-20+20% 6800UF	4822 124 40692
C 4439	-10+50% 680UF	4822 124 20685
C 4442	63V 10% 470NF	5322 121 42979
C 4443	-20+20% 10000UF	5322 124 21343
C 4446	-10+50% 470UF	4822 124 20695
C 4447	-20+20% 10000UF	5322 124 21343

POSNR	DESCRIPTION	ORDERING	CODE
C 4449 C 4451 C 4452 C 4453 C 4454	-10+50% 470UF -10+50% 330UF -10+50% 330UF -10+50% 330UF -10+50% 330UF	4822 124 4822 124 4822 124 4822 124 4822 124	20695 20705 20705 20705 20705 20705
C 4456	-10+50% 22UF	5322 124	21768
C 4457	-10+50% 100UF	4822 124	20735
C 4458	-10+50% 22UF	4822 124	20731
C 4459	-10+50% 10UF	4822 124	21129
C 4461	-10+50% 100UF	4822 124	20679
C 4462	63V 10% 100NF	5322 121	42492
C 4471	10% 1NF	4822 122	30027
C 4472	100V 10% 680NF	5322 121	48233
C 4473	10% 1NF	4822 122	30027
C 4474	100V 10% 22NF	5322 121	42496
C 4476 C 4477 C 4478 C 4479 H 4401	2% 100PF 2% 100PF 2% 100PF -20+50% 1.5NF CNX35 PEL	5322 122 5322 122 5322 122 5322 122 5322 122 5322 130	32655 32655 32655 50092 90137
L 4402	47UH TDK	4822 152	10106
L 4403	47UH TDK	4822 152	10106
L 4406	5.6UH	4822 157	52259
L 4409	TRANSFORMER	5322 140	10322
L 4411	3.3UH TDK	5322 157	53017
L 4412	3.3UH TDK TRANSFORMER 10UH TDK 22UH TDK 22UH TDK	5322 157	53017
L 4413		5322 140	10321
L 4414		5322 157	52513
L 4416		5322 157	52707
L 4417		5322 157	52707
L 4418 L 4419 L 4421 L 4423 L 4424	22UH TDK 22UH TDK 10UH TDK 10UH TDK 82UH	5322 157 5322 157 5322 157 5322 157 5322 157 4822 158	52707 52707 53016 53016 10563
L 4426	1.7A 20x 82E	5322 157	53016
N 4401		4822 209	81472
R 4401		4822 116	52973
R 4402		4822 116	30069
R 4403		4822 116	30069
R 4404	MRS25 1% 10E	4822 116	52891
R 4406	MRS25 1% 316K	4822 116	53058
R 4407	MRS25 1% 11M	4822 116	52843
R 4408	MRS25 1% 215K	5322 116	53425
R 4409	MRS25 1% 21K5	5322 116	53241
R 4411	MRS25 1% 34K8	5322 116	53429
R 4412	MRS25 1% 38K3	4822 116	53526
R 4413	MRS25 1% 26K1	5322 116	53261
R 4414	MRS25 1% 1M	4822 116	52843
R 4416	MRS25 1% 10K	4822 116	53022
R 4417	MRS25 1% 100K	4822 116	52973
R 4418	MRS25 1% 383K	5322 116	53576
R 4419	MRS25 1% 383K	5322 116	53576
R 4421	MRS25 1% 100K	4822 116	52973
R 4422	MRS25 1% 100K	4822 116	53022
R 4423 R 4424 R 4426 R 4427 R 4428	MRS25 1% 215K MRS25 1% 215K MRS25 1% 100E MRS25 1% 51K1 MRS25 1% 51K1	5322 116 5322 116 5322 116 5322 116 4822 116 4822 116	53425 53425 53126 53121 53121
R 4429	MRS25 1% 51K1	4822 116	53121
R 4431	MRS25 1% 51K1	4822 116	53121
R 4432	MRS25 1% 2E15	5322 116	53722
R 4434	MRS25 1% 2E15	5322 116	53425
R 4436	MRS25 1% 215K	5322 116	53425

POSNR	DESCRIPTION	ORDERING CODE
R 4437	MRS25 1% 100E	5322 116 53126
R 4438	MRS25 1% 464E	5322 116 53232
R 4439	MRS25 1% 10K	4822 116 53022
R 4440	MRS25 1% 21E5	5322 116 53426
R 4441	MRS25 1% 100E	5322 116 53126
R 4442 R 4443 R 4444 R 4446 R 4447	MRS25 1% 10K MRS25 1% 14K7 0.5M 10% 1K5 MRS25 1% 215E MRS25 1% 215E	4822 116 53022 4822 116 53531 4822 116 30248 5322 116 53325 5322 116 53325
R 4448	MRS25 1% 1E1	4822 116 52908
R 4449	MRS25 1% 1E1	4822 116 52908
R 4451	MRS25 1% 1E1	4822 116 52908
R 4452	MRS25 1% 1E1	4822 116 52908
R 4454	MRS25 1% 21K5	5322 116 53241
R 4456	MRS25 1% 1K	4822 116 53108
R 4459	MRS25 1% 10K	4822 116 53022
R 4461	MRS25 1% 100K	4822 116 52973
R 4462	MRS25 1% 1K	4822 116 53108
R 4463	MRS25 1% 4K64	5322 116 53212
R 4464	MRS25 1% 100K	4822 116 52973
R 4466	MRS25 1% 5K11	5322 116 53494
R 4467	MRS25 1% 1K	4822 116 53108
R 4468	MRS25 1% 100E	5322 116 53126
R 4469	70 DEG C	5322 116 40093
R 4471	MRS25 1% 1K	4822 116 53108
R 4472	0.25% 14K	5322 116 53194
R 4473	MRS25 1% 368E	5322 116 53591
R 4474	0.25% 10K	5322 116 80232
R 4476	MRS25 1% 348E	5322 116 53591
R 4477	0.25% 10K	5322 116 80232
R 4478	0.25% 14K	5322 116 53194
R 4479	MRS25 1% 100K	4822 116 52973
R 4481	MRS25 1% 100E	5322 116 53126
R 4481	10% 4.7NF	4822 122 31125
R 4482 R 4483 R 4484 R 4484	10% 1NF 0.25% 10K -20+50% 10NF 0.25% 4K48 10% 1NF	4822 122 30027 5322 116 80232 4822 122 31414 5322 116 80237 4822 122 30027
R 4486	MRS25 1% 750E	5322 116 53265
R 4487	0.25% 10K	5322 116 80232
R 4488	0.25% 4K48	5322 116 80237
R 4489	MRS25 1% 750E	5322 116 53265
R 4491	MRS25 1% 8K25	5322 116 53267
R 4492	MRS25 1% 1K	4822 116 53108
R 4493	MRS25 1% 14E7	4822 116 53037
R 4494	MRS25 1% 1K	4822 116 53108
R 4496	MRS25 1% 10E	4822 116 52891
R 4497	MRS25 1% 511E	5322 116 53135
R 4498	MRS25 1% 21E5	5322 116 53426
R 4499	MRS25 1% 21E5	5322 116 53426
T 4401	TRANSFORMER	5322 146 21245
V 4401	BYW95C PEL	4822 130 41602
V 4402	BYW95C PEL	4822 130 41602
V 4403	BYW95C PEL	4822 130 41602
V 4404	BYW95C PEL	4822 130 41602
V 4406	BF423 PEL	4822 130 41646
V 4407	BF423 PEL	4822 130 41646
V 4408	BF423 PEL	4822 130 41646
V 4409	BZX79-C15 PEL	4822 130 34281
V 4411	BYM56 PEL	5322 130 34973
V 4412	BYM56 PEL	5322 130 34973
V 4413	BT151-500R PEL	5322 130 24081
V 4414	BT149-E PEL	5322 130 80268

POSNR	DESCRIPTION	ι. ,	ORDERING	CODE
V 4416	BT149-E	PEL	5322 130	80268
V 4417	BT151-500R	PEL	5322 130	24081
V 4418	BYV26C	PEL	4822 130	32343
V 4419	BYV28-150	PEL	5322 130	32043
V 4422	BYV26C	PEL	4822 130	32343
V 4423	BYV26C	PEL	4822 130	32343
V 4424	BUZ41A	PEL	5322 130	60065
V 4426	BUZ41A	PEL	5322 130	60065
V 4427	BZX79-C15	PEL	4822 130	34281
V 4428	BYV26C	PEL	4822 130	32343
V 4429	BUW13A	PEL	5322 130	42047
V 4431	BYV27-150	PEL	4822 130	31628
V 4433	BC337	PEL	4822 130	40855
V 4434	BAX12	PEL	5322 130	33756
V 4436	BZX79-C3V6	PEL	5322 130	34834
V 4437 V 4438 V 4439 V 4441 V 4442	BAX12 BAX12 BZX79-C15 BRY39 BAX12	PEL PEL PEL PEL	5322 130 5322 130 4822 130 5322 130 5322 130	33756 33756 34281 40482 33756
V 4443	BZX79-C5V6	PEL	4822 130	34173
V 4444	BZT03-C220	PEL	5322 130	80269
V 4446	BZT03-C220	PEL	5322 130	80269
V 4447	BYV43-45	PEL	5322 130	33656
V 4448	BYV43-45	PEL	5322 130	33656
V 4449 V 4451 V 4452 V 4453 V 4454	BYV95C BYV95C BYV95C BYV95C BYV95C	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	41487 41487 41487 41487 41487
V 4455	BYV19-45	PEL	5322 130	32703
V 4456	BYV19-45	PEL	5322 130	32703
V 4457	BYV19-45	PEL	5322 130	32703
V 4459	BAX12	PEL	5322 130	33756
V 4461	BYV28-150	PEL	5322 130	32043
V 4462	BYV28-150	PEL	5322 130	32043
V 4463	BYV28-150	PEL	5322 130	32043
V 4464	BYV28-150	PEL	5322 130	32043
V 4466	BYV95C	PEL	4822 130	41487
V 4467	BYV95C	PEL	4822 130	41487
V 4468 V 4469 V 4471 V 4472 V 4473	BYV95C BYV95C BZX79-C7Y5 BAX12 BC548C	PEL PEL PEL PEL	4822 130 4822 130 4822 130 5322 130 4822 130	41487 41487 30861 33756 44196
V 4474	BC327	PEL	4822 130	40854
V 4476	BC548C	PEL	4822 130	44196
V 4477	BAX12	PEL	5322 130	33756
V 4478	BZX79-C5V1	PEL	4822 130	34233
V 4479	BZX79-C15	PEL	4822 130	34281
V 4481	BAX12	PEL	5322 130	33756
V 4482	BZX79-C9V1	PEL	4822 130	30862
V 4483	BAX12	PEL	5322 130	33756
V 4484	BAX12	PEL	5322 130	33756
V 4486	BC327	PEL	4822 130	40854

UNIT A20

POSNR	DESCRIPTION	ORDERING CODE
C 4601	63V 10% 100NF	5322 121 42492
C 4602	-10+50% 68UF	4822 124 20689
C 4603	10% 4.7NF	4822 122 31125
C 4604	-10+10% 33PF	5322 122 33081
C 4606	100V 10% 47NF	5322 121 42491
C 4607	2x 47PF	4822 122 31072
C 4608	63V 10x 100NF	5322 121 42492
C 4609	10x 4.7NF	4822 122 31125
C 4611	10x 1NF	4822 122 30027
C 4613	-10+50x 68UF	4822 124 20734
C 4614	-20+50% 10NF	5322 122 50091
C 4616	-20+50% 2.2NF	5322 122 50093
C 4617	63V 10% 220NF	5322 121 42493
C 4618	-10+50% 16UF	4822 124 20742
C 4619	100V 10% 47NF	5322 121 42491
C 4621 C 4622 C 4623 C 4624 C 4626	-10+50%	4822 124 20712 5322 121 42494 4822 122 30027 4822 124 20716 4822 124 20712
C 4627	-10+50% 33UF	4822 124 20712
C 4628	-10+50% 33UF	4822 124 20712
C 4629	-20+20% 2200UF	4822 124 21324
D 4601	H.S.MULTIPLIER	5322 216 51177
L 4601	1500UH TDK	5322 157 53018
L 4602 L 4603 L 4604 N 4601 N 4602	0.01H TDK 82UH 82UH 82UH UA324PC FSC LM339AN N.S	5322 157 53819 4822 158 10563 4822 158 10563 5322 209 82561 4822 209 80631
R 4601	MRS25 1% 1K47	5322 116 53185
R 4602	MRS25 1% 196K	5322 116 53661
R 4603	MRS25 1% 422E	5322 116 53592
R 4604	MRS25 1% 3K48	4822 116 53315
R 4606	MRS25 1% 26K1	5322 116 53261
R 4607	MTP10 20% 10K	5322 100 10113
R 4608	MRS25 1% 6K81	5322 116 53252
R 4609	0.1% 147K	5322 116 80246
R 4611	VR37 1% 31M6	5322 116 64103
R 4612	MRS25 1% 681K	5322 116 53593
R 4613	MRS25 1% 16K2	5322 116 53589
R 4614	MRS25 1% 10K	4822 116 53022
R 4616	MRS25 1% 464E	5322 116 53232
R 4617	MRS25 1% 4K64	5322 116 53212
R 4618	MRS25 1% 4K64	5322 116 53248
R 4619	MRS25 1% 46K4	5322 116 53314
R 4621	MRS25 1% 215E	5322 116 53325
R 4622	MRS25 1% 4K64	5322 116 53212
R 4623	MRS25 1% 1E	4822 116 52976
R 4624	MRS25 1% 100E	5322 116 53126
R 4626	MRS25 1% 100E	5322 116 53126
R 4627	MRS25 1% 10K	4822 116 53022
R 4628	MRS25 1% 19K6	5322 116 53258
R 4629	MRS25 1% 19K6	5322 116 53258
R 4631	MRS25 1% 19K6	4822 116 53022
R 4632	MRS25 1% 1M	4822 116 52843
R 4633	MRS25 1% 287K	4822 116 53119
R 4634	MRS25 1% 147K	5322 116 53256
R 4636	MRS25 1% 100K	4822 116 52973
R 4637	MRS25 1% 100E	5322 116 53126

POSNR	DESCRIPTION	ORDERING CODE
R 4638	MRS25 1% 10K	4822 116 53022
R 4639	MRS25 1% 11K	4822 116 52907
R 4641	MRS25 1% 16K2	5322 116 53589
R 4643	MRS25 1% 2K87	5322 116 53513
R 4644	MRS25 1% 100K	4822 116 52973
R 4646 R 4647 R 4648 R 4649 R 4651	MRS25 1% 3K48 MRS25 1% 28K7 MRS25 1% 10K MRS25 1% 1K	4822 116 53315 4822 116 53215 4822 116 53022 4822 116 53022 4822 116 53108
R 4652	MRS25 1% 1K	4822 116 53108
R 4653	MRS25 1% 3K16	4822 116 53021
R 4654	MRS25 1% 750E	5322 116 53265
R 4656	0.5M 10% 3K3	5322 116 30234
R 4657	MRS25 1% 196E	5322 116 53492
R 4658	MRS25 1% 12K1	4822 116 52957
R 4659	MRS25 1% 2K15	5322 116 53239
R 4661	MRS25 1% 1K47	5322 116 53185
R 4662	MRS25 1% 681E	4822 116 53123
R 4663	MRS25 1% 10E	4822 116 52891
R 4664	MRS25 1% 10E	4822 116 52891
R 4666	MRS25 1% 3K16	4822 116 53021
T 4601	TRANSFORMER	5322 146 30592
V 4601	BZV12 PEL	5322 130 34269
V 4602	BAX12 PEL	5322 130 33756
V 4603	BC337 PEL	4822 130 40855
V 4604	BZX79-C22 PEL	9822 130 34441
V 4606	BAV21 PEL	4822 130 30842
V 4607	BAV21 PEL	4822 130 30842
V 4608	BC327 PEL	4822 130 40854
V 4609	BAV21 PEL	4822 130 30842
V 4611	BYV27-150 PEL	4822 130 31628
V 4612	BUV26A PEL	5322 130 42722
V 4613	BY509 PEL	4822 130 41485
V 4616	BAX12 PEL	5322 130 33756
V 4617	BSV78 PEL	5322 130 44093
V 4618	BZX79-C22 PEL	4822 130 34441
V 4619	BAX12 PEL	5322 130 33756
V 4621	BC639 PEL	4822 130 41053
V 4622	BC639 PEL	4822 130 41053
V 4623	BZX79-C27 PEL	4822 130 34379
V 4624	BAX12 PEL	5322 130 33756

UNIT A25

POSNR	DESCRIPTI	ON.	ORDERING	CODE
C 0401 C 0402 C 0403 C 0404 C 0406	63V 10% 63V 10% 63V 10% 63V 10% 63V 10%	100NF 100NF 100NF 100NF 100NF	5322 121 5322 121 5322 121 5322 121 5322 121 5322 121	42492 42492 42492 42492 42492
C 0407 C 0408 C 0409 C 0411 C 0412	63V 10x 63V 10x 63V 10x 63V 10x 63V 10x	100NF 100NF 100NF 100NF 100NF	5322 121 5322 121 5322 121 5322 121 5322 121 5322 121	42492 42492 42492 42492 42492
C 0413 C 0414 C 0416 C 0417 C 0418	63V 10x 63V 10x 63V 10x 63V 10x 2x	100NF 100NF 100NF 100NF 27PF	5322 121 5322 121 5322 121 5322 121 5322 121 4822 122	42492 42492 42492 42492 30045
C 0419 C 0421 C 0422 C 0424 C 0426	63V 10% 63V 10% 63V 10% 63V 10% 63V 10%	100NF 100NF 100NF 100NF 100NF	5322 121 5322 121 5322 121 5322 121 5322 121 5322 121	42492 42492 42492 42492 42492
C 0427 C 0428 C 0429 C 0431 C 0432	63V 10% 63V 10% 63V 10% 63V 10% 63V 10%	100NF 100NF 100NF 100NF 100NF	5322 121 5322 121 5322 121 5322 121 5322 121 5322 121	42492 42492 42492 42492 42492
C 0433 C 0434 C 0436 C 0437 C 0438	100V 10% 100V 10% 100V 10% 100V 10%	680PF 10NF 10NF 10NF 10NF	4822 122 5322 121 5322 121 5322 121 5322 121	30053 42495 42495 42495 42495
C 0439 C 0441 C 0442 C 0443 C 0444	-10+50% -10+50% -10+50% -10+50% -10+50%	68UF 150UF 150UF 100UF 100UF	4822 124 4822 124 4822 124 4822 124 4822 124	20689 20672 20672 20679 20679
C 0446 C 0447 C 0448 C 0449 C 0451	-10+50x -10+50x -10+50x -10+50x -10+50x	68UF 68UF 100UF 100UF 68UF	4822 124 4822 124 4822 124 4822 124 4822 124	20689 20689 20679 20679 20689
C 0452 C 0453 C 0454 C 0456 C 0457	-10+50% -10+50% -10+50% -10+50% -10+50%	68UF 47UF 150UF 150UF 100UF	4822 124 4822 124 4822 124 4822 124 4822 124 4822 124	20689 20699 20672 20672 20679
C 0458 C 0459 C 0461 C 0462 C 0463	-10+50% -10+50% -10+50% -10+50% -10+50%	68UF 68UF 150UF 15UF 100UF	4822 124 4822 124 4822 124 4822 124 4822 124 4822 124	20689 20689 20672 20729 20679
C 0464 C 0466 C 0467 C 0468 C 0469	-10+50% -10+50% -10+50% -10+50% 63V 10%	100UF 68UF 68UF 47UF 100NF	4822 124 4822 124 4822 124 4822 124 4822 124 5322 121	20679 20689 20689 20699 42492
C 0471 C 0472 C 0473 C 0474 C 0476	63V 10% -10+50% -10+50% 63V 10% 63V 10%	100NF 100UF 68UF 100NF 100NF	5322 121 4822 124 4822 124 5322 121 5322 121	42492 20679 20689 42492 42492

POSNR	DESCRIPTION	ORDERING CODE
C 0477	63V 10% 100NF	5322 121 42492
C 0478	63V 10% 100NF	5322 121 42492
C 0479	-10+50% 68UF	4822 124 20689
C 0481	63V 10% 100NF	5322 121 42492
C 0482	63V 10% 100NF	5322 121 42492
C 0483	63V 10% 100NF	5322 121 42492
C 0484	63V 10% 100NF	5322 121 42492
C 0486	-10+50% 47UF	4822 124 20699
C 0487	-10+50% 150UF	4822 124 20672
C 0488	-10+50% 150UF	4822 124 20672
C 0489 C 0491 C 0492 C 0493 C 0494	100V 10x 10NF 100V 10x 10NF 63V 10x 100NF	4822 124 20672 4822 124 20672 5322 121 42495 5322 121 42495 5322 121 42492
C 0496 C 0497 C 0498 C 0499 C 0501	63V 10X 100MF CAP 63V 1X 6.81MF CAP 63V 1X 6.81MF CAP 63V 1X 6.81MF CAP 63V 1X 6.81MF	5322 121 42492 4822 121 50538 4822 121 50538 4822 121 50538 4822 121 50538 4822 121 50538
C 0502 C 0503 C 0504 C 0506 C 0507	63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF	5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492
C 0508 C 0509 C 0511 C 0512 C 0513	630V 1% 100PF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF	4822 121 50562 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492
C 0514	63V 10% 100NF	5322 121 42492
C 0516	63V 10% 100NF	5322 121 42492
C 0517	63V 10% 100NF	5322 121 42492
C 0518	100V 10% 10NF	5322 121 42495
C 0519	10% 1NF	4822 122 30027
C 0521	10% 680PF	4822 122 30053
C 0522	100V 10% 10NF	5322 121 42495
C 0523	100V 10% 10NF	5322 121 42495
C 0524	100V 10% 10NF	5322 121 42495
C 0526	100V 10% 10NF	5322 121 42495
C 0527 C 0528 C 0529 C 0531 C 0532	63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF	5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492
C 0533	63V 10% 100NF	5322 121 42492
C 0534	63V 10% 100NF	5322 121 42492
C 0536	63V 10% 100NF	5322 121 42492
C 0537	63V 10% 100NF	5322 121 42492
C 0538	100V 10% 10NF	5322 121 42495
C 0539	10% INF	4822 122 30027
C 0541	10% 680PF	4822 122 30053
C 0542	108V 10% 10NF	5322 121 42495
C 0543	100V 10% 10NF	5322 121 42495
C 0544	100V 10% 10NF	5322 121 42495
C 0546	100V 10% 10NF	5322 121 42495
C 0547	63V 10% 100NF	5322 121 42492
C 0548	63V 10% 100NF	5322 121 42492
C 0549	63V 10% 100NF	5322 121 42492
C 0551	63V 10% 100NF	5322 121 42492
C 0552	63V 10X 100NF	5322 121 42492
C 0553	63V 10X 100NF	5322 121 42492
C 0554	63V 10X 100NF	5322 121 42492
C 0556	63V 10X 100NF	5322 121 42492
C 0557	63V 10X 100NF	5322 121 42492

POSNR	DESCRIPTION	ORDERING CODE
C 0558	100V 10% 10NF	5322 121 42495
C 0559	10% 1NF	4822 122 30027
C 0560	100V 10% 10NF	5322 121 42495
C 0561	10% 680PF	4822 122 30053
C 0562	100V 10% 10NF	5322 121 42495
C 0563	100V 10% 10NF	5322 121 42495
C 0564	100V 10% 10NF	5322 121 42495
C 0565	100V 10% 10NF	5322 121 42495
C 0566	100V 10% 10NF	5322 121 42495
C 0567	63V 10% 100NF	5322 121 42492
C 0568 C 0569 C 0571 C 0572 C 0573	63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF	5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492
C 0574	63V 10% 100NF	5322 121 42492
C 0576	63V 10% 100NF	5322 121 42492
C 0577	63V 10% 100NF	5322 121 42492
C 0578	100V 10% 10NF	5322 121 42495
C 0579	10X 1NF	4822 122 30027
C 9001	100V 10% 10NF	5322 121 42495
C 9002	100V 10% 10NF	5322 121 42495
C 9003	100V 10% 10NF	5322 121 42495
C 9007	100V 10% 10NF	5322 121 42495
C 9008	100V 10% 10NF	5322 121 42495
C 9009	100V 10% 10NF	5322 121 42495
C 9012	100V 10% 10NF	5322 121 42495
C 9013	100V 10% 10NF	5322 121 42495
C 9014	100V 10% 10NF	5322 121 42495
C 9018	100V 10% 10NF	5322 121 42495
C 9019 C 9021 C 9031 C 9032 C 9033	100V 10% 10NF 100V 10% 10NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF	5322 121 42495 5322 121 42495 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492
C 9034	63V 10% 100NF	5322 121 42492
C 9036	63V 10% 100NF	5322 121 42492
C 9039	100V 10% 10NF	5322 121 42495
C 9041	100V 10% 10NF	5322 121 42495
C 9042	100V 10% 10NF	5322 121 42495
C 9043	100V 10% 10NF	5322 121 42495
C 9044	100V 10% 10NF	5322 121 42495
C 9046	100V 10% 10NF	5322 121 42495
D 0401	SN74LS245N T.I	5322 209 86225
D 0402	SN74LS245N T.I	5322 209 86225
D 0403	PC74HCT573P PEL	5322 209 11488
D 0404	74F32PC FSC	4822 209 82133
D 0406	PC74HCT138P PEL	5322 209 11111
D 0407	PC74HCT238P PEL	5322 209 11482
D 0408	PC74HCT14P PEL	5322 209 11378
D 0409	PC74HCT574P PEL	5322 209 11489
D 0411	PC74HCT574P PEL	5322 209 11489
D 0412	PC74HCT574P PEL	5322 209 11489
D 0413	PC74HCT574P PEL	5322 209 11489
D 0414	N7407N SIG	5322 209 84761
D 0416	N7407N SIG	5322 209 84761
D 0417	PC74HCT574P PEL	5322 209 11489
D 0419	PC74HCT574P PEL	5322 209 11487
D 0421	PC74HCT574P PEL	5322 209 11489
D 0422	PC74HCT574P PEL	5322 209 11489
D 0423	CD74HCT4066E RC	5322 209 71655
D 0424	PC74HCT299P PEL	5322 209 11486
D 0426	PC74HCT299P PEL	5322 209 11486
D 0427	PC74HCT574P PEL	5322 209 11489
D 0428	PC74HCT107P PEL	5322 209 11108

POSNR	DESCRIPTION		ORDERING	CODE
D 0429	PC74HCT574P	PEL	5322 209	11489
D 0431	PC74HCT574P	PEL	5322 209	11489
D 0432	PC74HCT123P	PEL	5322 209	11379
D 0433	PC74HCT238P	PEL	5322 209	11482
D 0434	PC74HCT541P	PEL	5322 209	11487
D 0436	PC74HCT574P	PEL	5322 209	11489
D 0437	0Q0044		5322 209	11008
L 0401	82UH		4822 158	10563
L 0402	82UH		4822 158	10563
L 0403	82UH		4822 158	10563
L 0404	82UH		4822 158	10563
L 0406	82UH		4822 158	10563
L 0407	82UH		4822 158	10563
L 0408	82UH		4822 158	10563
L 0409	82UH		4822 158	10563
L 0411	82UH		4822 158	10563
L 0412	82UH		4822 158	10563
L 0413	82UH		4822 158	10563
L 0414	82UH		4822 158	10563
L 0416	82UH		4822 158	10563
L 0417	82UH	TDK	4822 158	10563
L 0418	10UH		5322 157	53016
L 0419	82UH		4822 158	10563
L 0421	82UH		4822 158	10563
L 0422	82UH		4822 158	10563
L 0423 L 0424 L 0426 L 0427 L 0428	1500UH 1500UH 1500UH 1500UH COIL	TDK TDK TDK TDK 1500UH	4822 156 4822 156 4822 156 4822 156 4822 156	21293 21293 21293 21293 21293 21293
L 0429 L 0431 L 0432 L 0436 L 0437	COIL 1500UH 1500UH 82UH 82UH	TDK TDK	4822 156 4822 156 4822 156 4822 158 4822 158	21293 21293 21293 10563 10563
1 0438	82UH	TDK	4822 158	10563
1 0439	82UH		4822 158	10563
1 0441	82UH		4822 158	10563
1 0442	82UH		4822 158	10563
1 0443	1500UH		4822 156	21293
N 0401	AD7541AJN	AND	5322 209	83292
N 0402	AD7574JN	AND	5322 209	82102
N 0403	TDA1540P	PEL	4822 209	81453
N 0404	TDA1540P	PEL	4822 209	81453
N 0406	TDA1540P	PEL	4822 209	81453
N 0407 N 0408 N 0409 N 0411 N 0412	TDA1540P UA714TC UA714TC UA714TC LF398N	PEL FSC FSC FSC N.S	4822 209 5322 209 5322 209 5322 209 5322 209	81453 70275 70275 70275 70275 83291
N 0413 N 0414 N 0416 N 0417 N 0418	LF398N LF398N LF398N UA714TC UA714TC	N.S N.S FSC FSC	5322 209 5322 209 5322 209 5322 209 5322 209	83291 83291 83291 70275 70275
N 0419 N 0421 N 0422 N 0423 N 0424	UA714TC UA714TC UA714TC UA714TC UA714TC	FSC FSC FSC FSC FSC	5322 209 5322 209 5322 209 5322 209 5322 209	70275 70275 70275 70275 70275 70275
N 0426	UA714TC	FSC	5322 209	70275
R 0401	MRS25 1%	1K	4822 116	53108
R 0402	MRS25 1%	1K	4822 116	53108
R 0403	MRS25 1%	1K	4822 116	53108
R 0404	MRS25 1%	1K	4822 116	53108

POSNR	DESCRIPTION	4	ORDERING	CODE
R 0406	MRS25 1%	1K	4822 116	53108
R 0407	MRS25 1%	1K	4822 116	53108
R 0408	NFR25 5%	1E	4822 111	30483
R 0409	MRS25 1%	1K	4822 116	53108
R 0411	MRS25 1%	511E	5322 116	53135
R 0412 R 0413 R 0414 R 0417 R 0418	RES1: MRS25 1% MRS25 1% MRS25 1% MRS25 1%	15-102 2K2 IK IK IK IK IK	5322 111 4822 116 4822 116 4822 116 4822 116	91245 53108 53108 53108 53108
R 0419 R 0421 R 0427 R 0428 R 0429	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1K 1K 1K 1K	4822 116 4822 116 4822 116 4822 116 4822 116	53108 53108 53108 53108 53108
R 0431	-105-102	1K	5322 111	90463
R 0432	-105-102	1K	5322 111	90463
R 0433	-105-102	1K	5322 111	90463
R 0437	-105-332	3K3	5322 111	91353
R 0438	-105-332	3K3	5322 111	91353
R 0439	MRS25 1%	1K	4822 116	53108
R 0441	MRS25 1%	1K	4822 116	53108
R 0442	NFR25 5%	1E	4822 111	30483
R 0443	NFR25 5%	1E	4822 111	30483
R 0444	NFR25 5%	1E	4822 111	30483
R 0446	NFR25 5%	16	4822 111	30483
R 0447	NFR25 5%	16	4822 111	30483
R 0448	NFR25 5%	16	4822 111	30483
R 0449	NFR25 5%	16	4822 111	50483
R 0451	NFR25 5%	16	4822 111	30483
R 0452	MRS25 1%	4E64	4822 116	52997
R 0453	MRS25 1%	10E	4822 116	52891
R 0454	MRS25 1%	10E	4822 116	52891
R 0456	MRS25 1%	10E	4822 116	52891
R 0457	MRS25 1%	121E	4822 116	52955
R 0458	MRS25 1%	215K	5322 116	53425
R 0459	MRS25 1%	23K7	5322 116	53537
R 0460	MRS25 1%	2K37	5322 116	53536
R 0461	MRS25 1%	1K	4822 116	53108
R 0463	MRS25 1%	4K64	5322 116	53212
R 0464	MRS25 1%	1K	4822 116	53108
R 0468	MRS25 1%	10K	4822 116	53022
R 0469	MRS25 1%	10K	4822 116	53022
R 0471	MRS25 1%	10K	4822 116	53022
R 0472	MRS25 1%	10K	4822 116	53022
R 0473	MRS25 1%	10K	4822 116	53022
R 0476	MRS25 1%	5K11	5322 116	53494
R 0477	MRS25 1%	10K	4822 116	53022
R 0478	MRS25 1%	5K11	5322 116	53494
R 0479	MRS25 1%	10K	4822 116	53022
R 0481 R 0482 R 0483 R 0484 R 0486	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	110K 121E 121E 121E 121E 121E	4822 116 4822 116 4822 116 4822 116 4822 116	52844 52955 52955 52955 52955
R 0487	MRS25 1%	121E	4822 116	52955
R 0488	MRS25 1%	3K16	4822 116	53021
R 0489	MRS25 1%	2K37	5322 116	53536
R 0491	MRS25 1%	3K16	4822 116	53021
R 0492	MRS25 1%	2K37	5322 116	53536
R 0493	MRS25 1%	100K	4822 116	52973
R 0494	MRS25 1%	100K	4822 116	52973
R 0496	MRS25 1%	2K61	5322 116	53327
R 0497	MRS25 1%	82E5	5322 116	53538
R 0498	MRS25 1%	681E	4822 116	53123

POSNR	DESCRIPTION	ORDERING CODE
R 0499	MRS25 1% 121E	4822 116 52955
R 0502	MRS25 1% 19K6	5322 116 53258
R 0503	0.25% 1K28	5322 116 80241
R 0504	0.25% 10K	5322 116 80232
R 0506	0.25% 10K	5322 116 80232
R 0511	MRS25 1% 422E	5322 116 53592
R 0512	MRS25 1% 2K61	5322 116 53327
R 0514	MRS25 1% 19K6	5322 116 53258
R 0516	0.25% 1K28	5322 116 80241
R 0517	0.25% 1OK	5322 116 80232
R 0518	0.25% 10K	5322 116 80232
R 0519	MRS25 1% 82E5	5322 116 53538
R 0521	MRS25 1% 681E	4822 116 53123
R 0527	MRS25 1% 422E	5322 116 53592
R 0528	MRS25 1% 100K	4822 116 52973
R 0529	MRS25 1x 100K	4822 116 52973
R 0531	MRS25 1x 2K61	5522 116 53327
R 0533	MRS25 1x 19K6	5322 116 53258
R 0534	0.25x 1K28	5322 116 80241
R 0536	0.25x 10K	5322 116 80232
R 0537	0.25% 10K	5322 116 80232
R 0538	MRS25 1% 82E5	5322 116 53538
R 0539	MRS25 1% 681E	4822 116 53123
R 0546	MRS25 1% 2K15	5322 116 53239
R 0547	MRS25 1% 2K61	5322 116 53327
R 0551	0.25% 1K28	5322 116 80241
R 0553	MRS25 1% 82E5	5322 116 53538
R 0554	MRS25 1% 681E	4822 116 53123
R 0557	MRS25 1% 100E	5322 116 53126
R 0558	MRS25 1% 10E	4822 116 52891
R 0559	MRS25 1% 1K	4822 116 53108
R 0568	MRS25 1% 51E1	5322 116 53213
R 0569	MRS25 1% 1K	4822 116 53108
R 0571	MRS25 1% 1K	4822 116 53108
R 0572	MRS25 1% 1K	4822 116 53108
R 0577	MRS25 1% 1K	4822 116 53108
R 9001	MRS25 1% 100E	5322 116 53126
R 9002	MRS25 1% 100E	5322 116 53126
R 9003	MRS25 1% 100E	5322 116 53126
R 9007	MRS25 1% 100E	5322 116 53126
R 9008	MRS25 1% 100E	5322 116 53126
R 9009	MRS25 1% 100E	5322 116 53126
R 9011	MRS25 1% 100E	5322 116 53126
R 9012	MRS25 1% 100E	5322 116 53126
R 9013	MRS25 1% 100E	5322 116 53126
R 9014 R 9018 R 9019 R 9021 R 9022	MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E	5322 116 53126 5322 116 53126 5322 116 53126 5322 116 53126 5322 116 53126 5322 116 53126
R 9023	MRS25 1% 100E	5322 116 53126
R 9024	MRS25 1% 160E	5322 116 53126
R 9026	MRS25 1% 100E	5322 116 53126
R 9027	MRS25 1% 100E	5322 116 53126
R 9028	MRS25 1% 100E	5322 116 53126
R 9029	MRS25 1% 100E	5322 116 53126
R 9031	MRS25 1% 100E	5322 116 53126
R 9032	MRS25 1% 100E	5322 116 53126
R 9033	MRS25 1% 100E	5322 116 53126
R 9034	MRS25 1% 100E	5322 116 53126
R 9036	MRS25 1% 100E	5322 116 53126
R 9037	MRS25 1% 100E	5322 116 53126
R 9038	MRS25 1% 100E	5322 116 53126
R 9039	MRS25 1% 100E	5322 116 53126
R 9041	MRS25 1% 100E	5322 116 53126

POSNR	DESCRIPTION	ORDERING CODE
R 9042 R 9043 R 9044 R 9046 V 0401	MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E BAT83 PEL	5322 116 53126 5322 116 53126 5322 116 53126 5322 116 53126 5322 116 53126 5322 130 32103
V 0402 V 0403 V 0404 V 0406 V 0407	BAT83 PEL BZV12 PEL BAH62 PEL BAH62 PEL BZV46-C2VQ PEL	5322 130 32103 5322 130 34269 4822 130 30613 4822 130 30613 4822 130 31248
V 0408 V 0409 V 0411 V 0412 V 0413	BZV46-C2V0 PEL BZV46-C2V0 PEL BZV46-C2V0 PEL BAT83 PEL BAT83 PEL	4822 130 31248 4822 130 31248 4822 130 31248 5322 130 32103 5322 130 32103
V 0414	BAT83 PEL	5322 130 32103

UNIT A26	
POSNR DESCRIPTION	ORDERING CODE
C 6001 -10+50% 150UF	4822 124 20672
C 6002 63V 10% 100NF	5322 121 42492
C 6003 63V 10% 100NF	5322 121 42492
C 6004 63V 10% 100NF	5322 121 42492
C 6006 63V 10% 100NF	5322 121 42492
C 6007 63V 10X 100NF	5322 121 42492
C 6008 63V 10X 100NF	5322 121 42492
C 6009 63V 10X 100NF	5322 121 42492
C 6012 -10+50X 150UF	4822 124 20672
C 6013 63V 10X 100NF	5322 121 42492
C 6014 -10+50% 150UF	4822 124 20672
C 6016 63V 10% 100NF	5322 121 42492
C 6017 -10+50% 6.8UF	4822 124 20741
C 6018 63V 10% 100NF	5322 121 42492
C 6019 -10+50% 6.8UF	4822 124 20741
C 6021 10% 1NF	4822 122 30027
C 6022 63V 10% 100NF	5322 121 42492
C 6023 10% 10NF	4822 122 30027
C 6026 -20+50% 10NF	4822 122 31414
C 6027 63V 10% 100NF	5322 121 42492
C 6032 63V 10% 100NF	5322 121 42492
C 6033 63V 10% 100NF	5322 121 42492
C 6034 63V 10% 100NF	5322 121 42492
C 6036 63V 10% 100NF	5322 121 42492
C 6037 63V 10% 100NF	5322 121 42492
C 6038 63V 10% 100NF	5322 121 42492
C 6039 63V 10% 100NF	5322 121 42492
C 6041 63V 10% 100NF	5322 121 42492
C 6042 63V 10% 100NF	5322 121 42492
C 6043 63V 10% 100NF	5322 121 42492
C 6044 63V 10X 100NF	5322 121 42492
C 6046 63V 10X 100NF	5322 121 42492
C 6047 63V 10X 100NF	5322 121 42492
C 6049 10X 1NF	4822 122 30027
D 6002 60Z14A020H SPR	5322 209 71673
D 6003 60Z14A020H SPR	5322 209 71673
D 6006 PC74HCT138P PEL	5322 209 11111
D 6007 PC74HCT0P PEL	5322 209 11105
D 6008 PC74HCT123P PEL	5322 209 11379
D 6009 PC74HCT74P PEL	5322 209 11109
D 6011 PC74HCT14P PEL	5322 209 11378
D 6012 74F00PC FSC	5322 209 81534
D 6016 PC74HCT191P PEL	5322 209 11481
D 6017 PC74HCT191P PEL	5322 209 11481
D 6018 PC74HCT191P PEL	5322 209 11481
D 6019 PC74HCT191P PEL	5322 209 11481
D 6021 PC74HCT20P PEL	5322 209 11471
D 6022 74F191PC FSC	5322 209 81676
D 6026 PC74HCT191P PEL	5322 209 11481
D 6027 PC74HCT191P PEL	5322 209 11481
D 6028 PC74HCT191P PEL	5322 209 11481
D 6029 PC74HCT191P PEL	5322 209 11481
D 6031 PC74HCT574P PEL	5322 209 11489
D 6032 PC74HCT574P PEL	5322 209 11489
D 6033 PC74HCT574P PEL	5322 209 11489
D 6034 PC74HCT574P PEL	5322 209 11489
D 6036 PC74HCT574P PEL	5322 209 11489
D 6037 PC74HCT574P PEL	5322 209 11489
L 6003 2.2UH TDK	4822 157 51757
L 6004 2.2UH TDK	4822 157 51757

POSNR	DESCRIPTION	1	ORDERING	CODE
H 6001	LM337T	N.S	5322 209	81236
R 6001	NFR25 5%	1E	4822 111	30483
R 6002	NFR25 5%	1E	4822 111	30483
R 6006	MRS25 1%	5K11	5322 116	53494
R 6009	MRS25 1%	464E	5322 116	53232
R 6011	MRS25 1%	464E	5322 116	53232
R 6014	MRS25 1%	121E	4822 116	52955
R 6016	MRS25 1%	71E5	5322 116	53528
R 6017	MRS25 1%	10K	4822 116	53022
R 6018	MRS25 1%	23K7	5322 116	53537
R 6019	MRS25 1%	1K	4822 116	53108
R 6021	MRS25 1%	909E	4822 116	53533
R 6022	MRS25 1%	51E1	5322 116	53213
R 6023	MRS25 1%	511E	5322 116	53135
R 6024	MRS25 1%	3K16	4822 116	53021
R 6026	MRS25 1%	1K33	5322 116	53512
M 6027	MRS25 1%	215E	5322 116	53325
M 6028	MRS25 1%	178E	5322 116	53572
R 6029	MRS25 1%	215E	5322 116	53325
M 6031	MRS25 1%	178E	5322 116	53572
R 6032	MRS25 1%	1K	4822 116	53108
R 6033	MRS25 1%	51E1	5322 116	53213
R 6034	MRS25 1%	1K	4822 116	53108
R 6036	MRS25 1%	825E	5322 116	53541
R 6037	MRS25 1%	1K	4822 116	53108
R 6038	MRS25 1%	825E	5322 116	53541
R 6039	MRS25 1%	825E	5322 116	53541
R 6042	MRS25 1%	100K	4822 116	52973
R 6043	MRS25 1%	10K	4822 116	53022
R 6051	MRS16T 1%	46E4	5322 116	53106
# 6052 R 6053 R 6054 R 6056 R 6057	MRS16T 1% MRS16T 1% MRS16T 1% MRS16T 1% MRS16T 1%	46E4 46E4 46E4 46E4	5322 116 5322 116 5322 116 5322 116 5322 116	53106 53106 53106 53106 53106
R 6058	MRS16T 1%	46E4	5322 116	53106
R 6059	MRS16T 1%	46E4	5322 116	53106
V 6001	BC548C	PEL	4822 130	44196
V 6002	BC548C	PEL	4822 130	44196
V 6003	BAH62	PEL	4822 130	30613
V 6004 V 6006 V 6007 V 6008 V 6009	BC548C BC558B BAN62 BFQ22S BFQ24	PEL PEL PEL PEL	4822 130 4822 130 4822 130 5322 130 5322 130	44196 44197 30613 42031 41664
V 6011 V 6012 V 6013 V 6014 V 6016	BAN62 BFQ22S BFQ24 BAN62 BFQ22S	PEL PEL PEL PEL	4822 130 5322 130 5322 130 4822 130 5322 130	30613 42031 41664 30613 42031
V 6017	BFQ24	PEL	5322 130	41664
V 6018	BAT83	PEL	5322 130	32103

UNIT A27 UNIT A29	
POSNR DESCRIPTION	ORDERING CODE
C 6802 63V 2.5-5PF	5322 125 50305
C 6803 50V 5% 33PF	5322 122 32659
C 6804 50V 5% 18PF	5322 122 32965
C 6806 50V 5% 2.7PF	5322 122 31873
C 6807 50V 10% 22NF	5322 122 32654
C 6808 50V 10% 22NF	5322 122 32654
C 6812 50V 10% 22NF	5322 122 32654
C 6813 50V 10% 22NF	5322 122 32654
C 6816 50V 5% 22PF	5322 122 32658
C 6817 63V 3.5-10PF	5322 125 50306
C 6818 50V 10% 22NF	5322 122 32654
C 6819 50V 5% 100PF	5322 122 32532
C 6821 50V 10% 22NF	5322 122 32654
C 6822 50V 10% 22NF	5322 122 32654
C 6823 50V 10% 22NF	5322 122 32654
C 6824 -10+50% 68UF	4822 124 20689
C 6827 50V 5% 100PF	5322 122 32532
C 6828 50V 10% 1NF	5322 122 32662
C 6829 50V 5% 2.7PF	5322 122 31873
C 6833 50V 10% 22NF	5322 122 32654
C 6834 -10+50% 68UF	4822 124 20689
C 6837 -10+50% 68UF	4822 124 20689
C 6839 50V 10% 22NF	5322 122 32654
C 6841 -10+50% 68UF	4822 124 20689
C 6844 50V 10% 100NF	5322 122 32657
C 6846 50V 10% 22NF	5322 122 32654
C 6847 50V 10% 22NF	5322 122 32654
C 6848 50V 10% 22NF	5322 122 32654
C 6849 50V 10% 22NF	5322 122 32654
C 6853 -10+50% 68UF	4822 124 20689
D 6801 HEF4052BT PEL N 6803 LM358D MOT N 6804 0D6457 R 6801 MCR18 1% 180E N 6802 MCR18 1% 39E	5322 209 11102 5322 209 82941 5322 209 83451 5322 111 90361
R 6803 MCR18 1% 13E	4822 111 90343
R 6804 0,125N 5% 100M	5322 111 30376
R 6805 MCR18 1% 68K	4822 111 90202
R 6806 MCR18 1% 100E	5322 111 91134
R 6807 MCR18 1% 150E	5322 111 90098
R 6808 MCR18 1% 10K	4822 111 90249
N 6809 MCR18 1% 47E	4822 111 90217
R 6810 MCR18 1% 100E	5322 111 91134
R 6811 MCR18 1% 10K	4822 111 90249
R 6812 0,125W 5% 100M	5322 111 30376
R 6813 MCR18 1% 1K	5322 111 90092
R 6814 MCR18 1% 68K	4822 111 90202
M 6815 MCR18 1% 150E	5322 111 90098
R 6817 MCR18 1% 68E	4822 111 90203
R 6818 MCR18 1% 100E	5322 111 91134
R 6819 MCR18 1% 10K	4822 111 90249
R 6820 MCR18 1% 150E	5322 111 90098
H 6821 MCR18 1% 68K	4822 111 90202
R 6822 MCR18 1% 15E	4822 111 90344
R 6823 MCR18 1% 15E	4822 111 90344
R 6824 MCR18 1% 47E	4822 111 90217
R 6825 0.125W 5% 100M	5322 111 30376
R 6826 MCR18 1% 27K	4822 111 90542
R 6827 MCR18 1% 10K	4822 111 90249
R 6828 MCR18 1% 560E	5322 111 90113

POSNR	DESCRIPTION	ORDERING CODE
R 6830 R 6831 R 6833 R 6834	MCR18 1% 120E MCR18 1% 110E MCR18 1% 270E MCR18 1% 180E MCR18 1% 33E	4822 111 90339 4822 111 90335 4822 111 90154 5322 111 90242 4822 111 90357
R 6835	MCR18 1% 1K	5322 111 90092
R 6836	MCR18 1% 47E	4822 111 90217
R 6837	MCR18 1% 1K	5322 111 90092
R 6838	MCR18 1% 100E	5322 111 91134
R 6839	MCR18 1% 470E	5322 111 90109
R 6841	RC-01 5% 6E8	4822 111 90254
R 6842	MCR18 1% 10K	4822 111 90249
R 6843	MCR18 1% 10K	4822 111 90249
R 6844	MCR18 1% 270E	4822 111 90154
R 6845	MCR18 1% 1K8	5322 111 90101
R 6846	MCR18 1% 3K9	5322 111 91135
R 6847	MCR18 1% 180E	5322 111 90242
R 6848	MCR18 1% 680E	4822 111 90162
R 6849	MCR18 1% 10E	5322 111 90095
R 6850	0.3W 25% 100E	5322 105 20029
R 6851 R 6853 R 6854 R 6855	MCR18 1% 110E MCR18 1% 220E MCR18 1% 390E 0.3W 25% 470E MCR18 1% 22E	4822 111 90335 4822 111 90178 5322 111 91205 5322 105 20028 4822 111 90186
R 6856	MCR18 1% 180E	5322 111 90242
R 6857	MCR18 1% 1K5	4822 111 90151
R 6858	MCR18 1% 2K2	4822 111 90248
R 6859	MCR18 1% 470E	5322 111 90109
R 6860	MCR18 1% 10K	4822 111 90249
R 6861	MCR18 1% 10K	4822 111 90249
R 6862	MCR18 1% 4K7	5322 111 90111
R 6863	MCR18 1% 33E	4822 111 90357
R 6864	MCR18 1% 270E	4822 111 90357
R 6865	MCR18 1% 33E	4822 111 90357
R 6866	MCR18 1% 33E	4822 111 90357
R 6867	MRS25 1% 162E	5322 116 53523
R 6868	MRS25 1% 536E	5322 116 53335
R 6869	MCR18 1% 330E	5322 111 90106
R 6870	MCR18 1% 10K	4822 111 90249
R 6871	MCR18 1% 4K7	5322 111 90111
R 6872	MCR18 1% 680E	4822 111 90162
R 6873	MCR18 1% 10K	4822 111 90249
R 6874	MCR18 1% 10K	4822 111 90249
R 6875	MCR18 1% 11K5	4822 111 90151
R 6876	MCR18 1% 120K	4822 111 90168
R 6877	MCR18 1% 68K	4822 111 90202
R 6878	MCR18 1% 10K	4822 111 90249
R 6879	MCR18 1% 15K	4822 111 90196
R 6880	MCR18 1% 15K	4822 111 90151
R 6881	MCR18 1% 15K	4822 111 90196
R 6882	MCR18 1% 6K8	4822 111 90544
R 6883	MCR18 1% 180E	5322 111 91334
R 6884	MCR18 1% 1K	5322 111 90092
R 6885	MCR18 1% 68K	4822 111 90202
R 6886	MCR18 1% 220K	4822 111 90197
R 6887	MCR18 1% 3K3	4822 111 90157
R 6889	MCR18 1% 10K	4822 111 90249
R 6890	MCR18 1% 1K	5322 111 90092
R 6894	MCR18 1% 1K	5322 111 90092
U 6802	LM339D SIG	5322 209 70684
V 6801	BF512 PEL	5322 130 44875
V 6802	BCW30 TAPE PEL	5322 130 444335
V 6803	BFR92 PEL	5322 130 42145
V 6804	BAS45 PEL	5322 130 32256

	. *	
POSNR	DESCRIPTION	ORDERING CODE
V 6806	BF512 PEL	5322 130 44875
V 6807	BCW30R TAPE PEL	5322 130 44341
V 6808	BAT17 PEL	5322 130 31544
V 6809	BFR92 PEL	5322 130 42145
V 6811	BAV70 TAPE PEL	5322 130 34331
V 6812	BAV70 TAPE PEL	5322 130 34331
V 6813	BAS45 PEL	5322 130 32256
V 6814	BF512 PEL	5322 130 44875
V 6816	BCW30 TAPE PEL	5322 130 44335
V 6817	BFR92R PEL	5322 130 44606
V 6818	BFR92 PEL	5322 130 42145
V 6819	BFR93R PEL	5322 130 44802
V 6821	BAV70 TAPE PEL	5322 130 34331
V 6822	BFR92R PEL	5322 130 44606
V 6823	BFS20 PEL	5322 130 42718
V 6824	BCW33R TAPE PEL	5322 130 44342
V 6826	BCW33R TAPE PEL	5322 130 44342
V 6827	BCW30R TAPE PEL	5322 130 44341
V 6828	BCW30R TAPE PEL	5322 130 44341
V 6829	BFR93 TAPE PEL	5322 130 44801
V 6831 V 6833 V 6834 V 6836 V 6837	BFT93 PEL BAW56 TAPE PEL BFS20R PEL	5322 130 34331 5322 130 44824 5322 130 30691 5322 130 44177 5322 130 44711
V 6838	BAV99 TAPE PEL	5322 130 34337
V 6839	BFQ19 PEL	4822 130 42707
V 6841	BSR56 PEL	4822 130 42633
V 6842	BSR56 PEL	4822 130 42633
V 6843	BAV70 TAPE PEL	5322 130 34331
V 6846	BCW30 TAPE PEL	5322 130 44335
C 6801 C 6809 C 6814 K 6902 K 6903	CAP 400V 3P3 CAP 400V 33P CAP 400V 3P3 CAP 400V 3P3 RELAY CONTACT RELAY CONTACT RELAY CONTACT RELAY CONTACT	5322 122 33092 5322 122 33093 5522 122 33092 5322 280 24135 5322 280 24135
K 6904	RELAY CONTACT	5322 280 24135
K 6906	RELAY CONTACT	5322 280 24135
C 6929	10% INF	4822 122 30027
R 6901	0.1% IM	5322 116 51605

UNIT A	8 UNIT A30	
POSNR	DESCRIPTION	ORDERING CODE
C 6901 C 6902 C 6903 C 6904 C 6906	400V 10% 22NF 63V 10% 100NF 63V 10% 100NF 63V 10% 100NF 2% 22PF	5322 121 40308 5322 121 42492 5322 121 42492 5322 121 42492 5322 121 42492 5322 122 32143
C 6907	2% 220PF	5322 122 34047
C 6908	10% 2.2NF	4822 122 30114
C 6912	63V 10% 100NF	5322 121 42492
C 6913	63V 10% 100NF	5322 121 42492
C 6914	63V 10% 100NF	5322 121 42492
C 6916	63V 10% 100NF	5322 121 42492
C 6917	63V 10% 100NF	5322 121 42492
C 6918	63V 10% 100NF	5322 121 42492
C 6919	-10+50% 68UF	6822 124 20689
C 6921	63V 10% 100NF	5322 121 42492
C 6922	-10+50% 68UF	4822 124 20689
C 6923	63V 10% 100NF	5322 121 42492
C 6924	63V 10% 100NF	5322 121 42492
C 6926	63V 10% 100NF	5322 121 42492
C 6927	63V 10% 100NF	5322 121 42492
D 6901	MEF4052BP PEL	4822 209 10263
K 6901	REED RELAIS	5322 280 20145
K 6902	RI20-SI	5322 280 24135
K 6903	RI20-SI	5322 280 24135
K 6904	RI20-SI	5322 280 24135
K 6906	RI20-SI FSC	5322 280 24135
N 6901	UA714TC FSC	5322 209 70275
M 6903	ULN2003A SPR	5322 209 86299
R 6902	MRS25 1% 2K87	5322 116 53513
R 6903	MRS25 1% 1M	4822 116 52843
R 6904	MRS25 1% 100K	4822 116 52973
R 6905	MRS25 1% 10E	4822 116 52891
R 6906	MRS25 1% 100K	4822 116 52973
R 6907	VR25 10% 22M	5322 116 51785
R 6908	MRS25 1% 10K	4822 116 53022
M 6909	0.1% 866K	5322 116 53174
R 6911	MRS25 1% 422E	5322 116 53592
N 6912	0.1% 95K3	5322 116 80244
R 6913	0.1% 8K66	5322 116 51778
R 6914	MRS25 1% 422K	5322 116 53577
R 6916	0.1% 110K	5322 116 80245
R 6917	MRS25 1% 10K	4822 116 53022
R 6918	MRS25 1% 17K8	5322 116 53235
R 6919	MRS25 1% 100K	4822 116 52973
R 6920	0.1% 1M	5322 116 80243
R 6921	MRS25 1% 100K	4822 116 52973
R 6922	0.1% 10K	5322 116 51702
M 6923	MRS25 1% 100K	4822 116 52973
R 6924	MRS25 1% 10E	4822 116 52891
R 6926	MRS25 1% 100E	5322 116 53126
R 6927	MRS25 1% 750E	5322 116 53265
V 6901	BAW62 PEL	4822 130 30613
V 6902	BAW62 PEL	4822 130 30613
V 6903	BSV81 PEL	5322 130 44041
V 6904	BSV81 PEL	5322 130 44041
V 6906	BSV80 PEL	5322-130 34044
V 6907	BSV80 PEL	5322 130 34044
V 6909	BC558B PEL	4822 130 44197
V 6911	BSV81 PEL	5322 130 44041
V 6912	BSV80 PEL	5322 130 34044
V 6913	BSV80 PEL	5322 130 34044
V 6914	BZX79-C9VI PEL	4822 130 30862

INTT .	

POSNR	DESCRIPTION		ORDERING	CODE
C 4701 C 4702 C 4703 C 4704 C 4706	50V 10% 50V 10%	7 15PF 22NF 22NF .7PF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	33091 32481 32654 32654 33082
C 4707 C 4708 C 4709 C 4711 C 4712	50V 5x 4	7 22PF .7PF 15PF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	33089 32658 32451 32481 32654
C 4713 C 4714 C 4716 C 4717 C 4718	50V 5% 50V 10% 50V 10%	22NF 1PF 22NF 22NF .6PF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	32654 32447 32654 32654 32967
C 4720 C 4721 C 4722 C 4723 C 4724	50V 5x 50V 10x	22NF 22NF 1NF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32531 32654 32654
C 4726 C 4727 C 4728 C 4729 C 4731	50V 10X 50V 10X 50V 10X	22NF 22NF 22NF 22NF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32654 32654 32654
C 4732 C 4733 C 4734 C 4736 C 4737	50V 10x 50V 10x	22NF 22NF 22NF 22NF 68UF	5322 122 5322 122 5322 122 5322 122 5322 122 4822 124	32654 32654 32654 32654 20689
C 4738 C 4739 C 4741 C 4742 C 4743	-10+50% -10+50% 400V 10%	68UF 68UF 68UF 22NF 00NF	4822 124 4822 124 4822 124 5322 121 5322 121	20689 20689 20689 40308 42492
C 4744 C 4746 C 4747 C 4748 C 4749	-20+50% -20+50%	10NF 10NF 10NF 22PF 20PF	4822 122 4822 122 4822 122 5322 122 4822 122	31414 31414 31414 32143 30094
C 4751 C 4752 C 4753 C 4754 C 4756	-20+50% -20+50% 2% -20+50% -20+50%	10NF 10NF 20PF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 30094 31414 31414
C 4757 C 4758 C 4759 C 4761 C 4765	-10+50% -20+50%	68UF 68UF 10NF 22NF 1NF	4822 124 4822 124 4822 122 5322 122 5322 122	20689 20689 31414 32654 32531
C 4766 C 4801 C 4802 C 4803 C 4804	50V 10%	1NF 7 15PF 22NF 22NF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	32531 33091 32481 32654 32654
C 4806 C 4807 C 4808 C 4809 C 4811	CAP 400V 2P	.7PF 7 22PF .7PF 15PF	5322 122 5322 122 5322 122 5322 122 5322 122	33082 33089 32658 32451 32481

POSNR	DESCRIPTION	ORDERING	CODE
C 4812	50V 10% 22NF	5322 122	32654
C 4813	50V 10% 22NF	5322 122	32654
C 4814	50V 5% 1PF	5322 122	32447
C 4816	50V 10% 22NF	5322 122	32654
C 4817	50V 10% 22NF	5322 122	32654
C 4818 C 4820 C 4821 C 4822 C 4823	50V 5% 5.6PF 50V 10% 22NF 50V 10% 22NF 50V 5% 1NF 50V 10% 22NF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	32967 32654 32654 32531 32654
C 4824 C 4826 C 4827 C 4828 C 4829	50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32654 32654 32654
C 4831 C 4832 C 4833 C 4834 C 4836	50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF	5322 122 5322 122 5322 122 5322 122 5322 122 5322 122	32654 32654 32654 32654 32654
C 4837	-10+50% 68UF	4822 124	20689
C 4838	-10+50% 68UF	4822 124	20689
C 4839	-10+50% 68UF	4822 124	20689
C 4841	-10+50% 68UF	4822 124	20689
C 4847	-20+50% 10NF	4822 122	31414
C 4848	2x 22PF	5322 122	32143
C 4849	2x 220PF	4822 122	30094
C 4851	-20+50x 10NF	4822 122	31414
C 4854	-20+50x 10NF	4822 122	31414
C 4856	-20+50x 10NF	4822 122	31414
C 4857	-10+50% 68UF	4822 124	20689
C 4858	-10+50% 68UF	4822 124	20689
C 4861	50V 10% 22NF	5322 122	32654
C 4865	50V 5% 1NF	5322 122	32531
C 4866	50V 5% 1NF	5322 122	32531
K 4701	REED RELAIS	5322 280	20145
N 4701	UA714TC FSC	5322 209	70275
N 4702	UA324PC FSC	5322 209	82561
N 4801	UA714TC FSC	5322 209	70275
R 4701	MCR18 1% 120E	4822 111	90339
R 4702	MCR18 1% 20E	4822 111	90352
R 4703	0,125W 5% 100M	5322 111	30376
R 4704	MCR18 1% 100E	5322 111	91134
R 4706	MCR18 1% 150E	5322 111	90098
R 4707	MCR18 1% 100K	4822 111	90214
R 4708	MCR18 1% 180E	5322 111	90242
R 4709	MCR18 1% 22E	4822 111	90186
R 4711	MCR18 1% 15E	4822 111	90344
R 4712	MCR18 1% 22E	4822 111	90186
R 4713	0,125W 5% 100M	5322 111	30376
R 4714	MCR18 1% 100E	5322 111	91134
R 4716	MCR18 1% 150E	5322 111	90098
R 4717	MCR18 1% 100K	4822 111	90214
R 4718	MCR18 1% 47E	4822 111	90217
R 4719	MCR18 1% 100E	5322 111	91134
R 4721	MCR18 1% 820E	4822 111	90171
R 4722	MCR18 1% 100E	5322 111	91134
R 4723	MCR18 1% 270E	4822 111	90154
R 4724	MCR18 1% 220E	4822 111	90178
R 4726	MCR18 1% 1K	5322 111	90092
R 4727	MCR18 1% 100E	5322 111	91134
R 4728	MCR18 1% 1K2	5322 111	90096
R 4729	MCR18 1% 820E	4822 111	90171
R 4731	MCR18 1% 470E	5322 111	90109
R 4732	MCR18 1% 8K2	5322 111	90118

POSNR	DESCRIPTION	ı	ORDERING	CODE
R 4733	MCR18 1%	1K	5322 111	90092
R 4734	MCR18 1%	2K7	4822 111	90569
R 4736	MCR18 1%	180E	5322 111	90242
R 4737	MCR18 1%	1K2	5322 111	90096
R 4738	MCR18 1%	680E	4822 111	90162
R 4739	MCR18 1%	10K	4822 111	90249
R 4741	MCR18 1%	47E	4822 111	90217
R 4742	MCR18 1%	2K7	4822 111	90569
R 4743	MCR18 1%	180E	5322 111	90242
R 4744	MCR18 1%	1K2	5322 111	90096
R 4746	MCR18 1%	680E	4822 111	90162
R 4747	MCR18 1%	10K	4822 111	90249
R 4748	MCR18 1%	47E	4822 111	90217
R 4749	MCR18 1%	270E	4822 111	90154
R 4750	MCR18 1%	560E	5322 111	90113
R 4751	0.3W 25x	100E	5322 105	20029
R 4752	MCR18 1x	560E	5322 111	90113
R 4753	0.3W 25x	100E	5322 105	20029
R 4754	MCR18 1x	56E	4822 111	90239
R 4755	MCR18 1x	56E	4822 111	90239
R 4756	MCR18 1%	270E	4822 111	90154
R 4757	MCR18 1%	56E	4822 111	90239
R 4758	MCR18 1%	33E	4822 111	90357
R 4759	MRS25 1%	215E	5322 116	53325
R 4760	MCR18 1%	56E	4822 111	90239
R 4761 R 4762 R 4763 R 4764 R 4766	MRS25 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	866E 10K 27K 27K 27K 82K	5322 116 4822 111 4822 111 4822 111 4822 111	53474 90249 90542 90542 90575
R 4767	MCR18 1%	27K	4822 111	90542
R 4768	MCR18 1%	82K	4822 111	90575
R 4769	MCR18 1%	27K	4822 111	90542
R 4771	MCR18 1%	10K	4822 111	90249
R 4772	MRS25 1%	10DE	5322 116	53126
R 4773	MR\$25 1%	10E	4822 116	52891
R 4774	MR\$25 1%	10E	4822 116	52891
R 4776	MR\$25 1%	100E	5322 116	53126
R 4777	0.1%	1M	5322 116	51605
R 4778	MR\$25 1%	2K87	5322 116	53513
R 4779	VR25 10%	22M	5322 116	51785
R 4781	MRS25 1%	10K	4822 116	53022
R 4782	MRS25 1%	10K	4822 116	53022
R 4783	0.1%	196K	5322 116	52386
R 4784	0.1%	23K7	5322 116	53169
R 4785	MRS25 1%	261K	5322 116	53609
R 4786	MRS25 1%	10K	4822 116	53022
R 4787	MRS25 1%	10K	4822 116	53022
R 4788	MRS25 1%	10K	4822 116	53022
R 4789	MRS25 1%	681K	5322 116	53593
R 4790 R 4791 R 4792 R 4793 R 4794	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	750K 10K 10K 10K 10K	5322 116 4822 116 4822 116 4822 116 4822 116	53727 53022 53022 53022 53022 52891
R 4796	MRS25 1%	10E	4822 116	52891
R 4801	MCR18 1%	120E	4822 111	90339
R 4802	MCR18 1%	20E	4822 111	90352
R 4803	0,125W 5%	100M	5322 111	30376
R 4804	MCR18 1%	100E	5322 111	91134
R 4806	MCR18 1%	150E	5322 111	90098
R 4807	MCR18 1%	100K	4822 111	90214
R 4808	MCR18 1%	180E	5322 111	90242
R 4809	MCR18 1%	22E	4822 111	90186
R 4811	MCR18 1%	15E	4822 111	90344

POSNR	DESCRIPTION			CODE
R 4812 R 4813 R 4814 R 4816 R 4817	MCR18 12 0,125W 52 MCR18 12 MCR18 12 MCR18 12	100M 100E 150F	4822 111 5322 111 5322 111 5322 111 4822 111	90186 30376 91134 90098 90214
R 4818 R 4819 R 4821 R 4822 R 4823	MCR18 12 MCR18 12 MCR18 12 MCR18 12 MCR18 12	: 100E : 820E : 100E	4822 111 5322 111 4822 111 5322 111 4822 111	90217 91134 90171 91134 90154
R 4824 R 4826 R 4827 R 4828 R 4829	MCR18 12 MCR18 12 MCR18 12 MCR18 12 MCR18 12	1K 100E 1K2	4822 111 5322 111 5322 111 5322 111 4822 111	90178 90092 91134 90096 90171
R 4836 R 4836 R 4837 R 4838 R 4839	MCR18 12 MCR18 12 MCR18 12 MCR18 12 MCR18 12	180E 1KZ 680E	4822 111 5322 111 5322 111 4822 111 4822 111	90569 90242 90096 90162 90249
R 4841 R 4843 R 4844 R 4846	MCR18 12 MCR18 12 MCR18 12 MCR18 12 MCR18 12	2K7 180E 1K2	4822 111 4822 111 5322 111 5322 111 4822 111	90217 90569 90242 90096 90162
R 4847 R 4848 R 4849 R 4850 R 4851	MCR18 12 MCR18 12 MCR18 12 MCR18 12 0.3W 252	47E 270E 560E	4822 111 4822 111 4822 111 5322 111 5322 105	90249 90217 90154 90113 20029
R 4852 R 4853 R 4854 R 4855 R 4856	MCR18 12 0.3W 252 MCR18 12 MCR18 12 MCR18 12	100E 56E 56E	5322 111 5322 105 4822 111 4822 111 4822 111	90113 20029 90239 90239 90154
R 4857 R 4858 R 4859 R 4860 R 4861	MCR18 12 MCR18 12 MRS25 12 MCR18 12 MRS25 12	33E 215E 56E	4822 111 4822 111 5322 116 4822 111 5322 116	90239 90357 53325 90239 53474
R 4862 R 4863 R 4864 R 4866 R 4867	MCR18 12 MCR18 12 MCR18 12 MCR18 12 MCR18 12	27K 27K 82K	4822 111 4822 111 4822 111 4822 111 4822 111	90249 90542 90542 90575 90575
R 4868 R 4869 R 4871 R 4872 R 4873	MCR18 1: MCR18 1: MCR18 1: MRS25 1: MRS25 1:	27K 10K 100E	4822 111 4822 111 4822 111 5322 116 4822 116	90575 90542 90249 53126 52891
R 4874 R 4876 R 4877 R 4883 R 4884	MRS25 12 MRS25 12 0.1% 0.1% 0.1%	10E 100E 1M 196K 23K7	4822 116 5322 116 5322 116 5322 116 5322 116	52891 53126 51605 52386 53169
R 4885 R 4886 R 4887 R 4888 R 4894	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	10K 10K 10K	5322 116 4822 116 4822 116 4822 116 4822 116	53609 53022 53022 53022 52891
R 4896 R 4897 R 4898 V 4701 V 4702	MRS25 12 MRS25 12 MRS25 12 BF512 BAS45	K IM	4822 116 4822 116 4822 116 5322 130 5322 130	52891 52843 52844 44875 32256

POSNR	DESCRIPTION		ORDERING	CODE
V 4703	BFR92	PEL	5322 130	42145
V 4704	BAV70 TAPE	PEL	5322 130	34331
V 4706	BF512	PEL	5322 130	44875
V 4707	BFR92R	PEL	5322 130	44606
V 4708	BAW56 TAPE	PEL	5322 130	30691
V 4709	BFR92R	PEL	5322 130	44606
V 4711	BFT92R	PEL	5322 130	44713
V 4712	BAW56 TAPE	PEL	5322 130	30691
V 4713	BFR92R	PEL	5322 130	44606
V 4714	BCW30R TAPE	PEL	5322 130	44341
V 4717	BFT92R	PEL	5322 130	44713
V 4718	BFQ19	PEL	4822 130	42707
V 4719	BCW33R TAPE	PEL	5322 130	44342
V 4721	BFR92	PEL	5322 130	42145
V 4722	BFR92	PEL	5322 130	42145
V 4723	BFR92	PEL	5322 130	42145
V 4724	BFR92R	PEL	5322 130	44606
V 4726	BCW33 TAPE	PEL	5322 130	44337
V 4727	BAV70 TAPE	PEL	5322 130	34331
V 4728	BCW30 TAPE	PEL	5322 130	44335
V 4729	BAV70 TAPE	PEL	5322 130	34331
V 4731	BCW30R TAPE	PEL	5322 130	44341
V 4732	BAW62	PEL	4822 130	30613
V 4733	BAW62	PEL	4822 130	30613
V 4734	BSV80	PEL	5322 130	34044
V 4736	BSV80	PEL	5322 130	34044
V 4737	BSV80	PEL	5322 130	34044
V 4738	BSV80	PEL	5322 130	34044
V 4739	BSV80	PEL	5322 130	34044
V 4741	BSV80	PEL	5322 130	34044
V 4742 V 4743 V 4744 V 4746 V 4747	BC558B BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44197 30613 30613 30613 30613
V 4748	BC548C	PEL	4822 130	44196
V 4801	BF512	PEL	5322 130	44875
V 4802	BAS45	PEL	5322 130	32256
V 4803	BFR92R	PEL	5322 130	44606
V 4804	BAV70 TAPE	PEL	5322 130	34331
V 4806	BF512	PEL	5322 130	44875
V 4807	BFR92	PEL	5322 130	42145
V 4808	BAW56 TAPE	PEL	5322 130	30691
V 4809	BFR92	PEL	5322 130	42145
V 4811	BFT92	PEL	5322 130	44711
V 4812	BAM56 TAPE	PEL	5322 130	30691
V 4813	BFR92	PEL	5322 130	42145
V 4817	BFT92	PEL	5322 130	44711
V 4818	BFQ19R	PEL	5322 130	42719
V 4819	BCM33 TAPE	PEL	5322 130	44337
V 4821	BFR92R	PEL	5322 130	44606
V 4822	BFR92R	PEL	5322 130	44606
V 4823	BFR92R	PEL	5322 130	44606
V 4824	BFR92	PEL	5322 130	42145
V 4826	BCW33R TAPE	PEL	5322 130	44342
V 4827 V 4828 V 4831 V 4832 V 4833	BAV70 TAPE BCW30R TAPE BCW30 TAPE BAW62 BAW62	PEL PEL PEL PEL PEL	5322 130 5322 130 5322 130 5322 130 4822 130 4822 130	34331 44341 44335 30613 30613
V 4837 V 4838 V 4841 V 4842 V 4846	BSV80 BSV80 BSV80 BC558B BAN62	PEL PEL PEL PEL PEL	5322 130 5322 130 5322 130 5322 130 4822 130 4822 130	

\*\*\*\*\*\*\*\* 4 3 C

POSNR	BESCRIPTIO	N	ORDE	RING	CODE
R 5001 R 5002 R 5003 R 5004 R 5005	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	6K81 26K1 51E1	5322 5322 5322 5322 4822	116 116 116 116 116	53513 53252 53261 53213 53079
R 5006 R 5007 R 5008 R 5009 R 5010	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1K33 4K22 2K61	5322 5322 5322 5322 4822	116 116 116 116 116	53126 53512 53246 53327 53123
R 5011 R 5012 R 5013 R 5014 R 5016	MRS25 1% MRS25 1% 0.1% 0.1% 0.1%	1K 1K78 158E 100E 100E	4822 5322 5322 5322 5322	116 116 116 116 116	53108 53208 53172 51701 51701
R 5017 R 5018 R 5019 R 5020 R 5026	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	21K5	5322 5322 5322 5322 5322	116 116 116 116 116	53172 53126 53241 53213 53431
R 5027 R 5028 R 5029 R 5031 R 5032	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	42K2 3K48	5322 5322 4822 5322 5322	116 116 116 116 116	53431 53431 53315 53246 53185
R 5033 R 5034 R 5036 R 5037 R 5038	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	511E 237E 1K62 68E1 6K19	5322 5322 5322 5322 5322 5322	116 116 116 116 116	53135 53259 53257 53264 53263
R 5039 R 5041 R 5042 R 5043 R 5044	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	100E 10K 121K 1K62 1K21	5322 4822 4822 5322 4822	116 116 116 116 116	53126 53022 52958 53257 52956
R 5047 R 5048 R 5049 R 5051 R 5052	MRS25 1x MRS25 1x MRS25 1x MRS25 1x MRS25 1x	2K61 3K16 10K 1K47 100E	5322 4822 4822 5322 5322	116 116 116 116 116	53327 53021 53022 53185 53126
R 5053 R 5054 R 5056 R 5057 R 5058	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	5K11 5K11 2K15 2K15 2K15	5322 5322 5322 5322 5322	116 116 116 116 116	53494 53494 53239 53239 53239
R 5101 R 5103 R 5104 R 5105 R 5106	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	2K87 21K5 51E1 3K83 100E	5322 5322 5322 4822 5322	116 116 116 116 116	53513 53241 53213 53079 53126
R 5107 R 5108 R 5109 R 5110 R 5111	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1K33 4K22 2K61 681E 1K	5322 5322 5322 4822 4822	116 116 116 116 116	53512 53246 53327 53123 53108
R 5112 R 5113 R 5114 R 5116 R 5117	MRS25 1% 0.1% 0.1% 0.1% 0.1%	1K78 158E 100E 100E 158E	5322 5322 5322 5322 5322 5322	116 116 116 116 116	53208 53172 51701 51701 53172

POSNR	DESCRIPTION	ORDERING	CDDE
R 5118	MRS25 1% 100E	5322 116	53126
R 5119	MRS25 1% 21K5	5322 116	53241
R 5120	MRS25 1% 51E1	5322 116	53213
R 5126	MRS25 1% 42K2	5322 116	53431
R 5127	MRS25 1% 42K2	5322 116	53431
R 5128	MRS25 1% 42K2	5322 116	53431
R 5129	MRS25 1% 3K48	4822 116	53315
R 5131	MRS25 1% 4K22	5322 116	53246
R 5132	MRS25 1% 1K47	5322 116	53185
R 5133	MRS25 1% 511E	5322 116	53135
R 5134	MRS25 1% 237E	5322 116	53259
R 5136	MRS25 1% 1K62	5322 116	53257
R 5137	MRS25 1% 68E1	5322 116	53264
R 5138	MRS25 1% 6K19	5322 116	53263
R 5139	MRS25 1% 100E	5322 116	53126
R 5141	MRS25 1% 10K	4822 116	53022
R 5142	MRS25 1% 121K	4822 116	52958
R 5143	MRS25 1% 1K62	5322 116	53257
R 5144	MRS25 1% 1K21	4822 116	52956
R 5147	MRS25 1% 2K61	5322 116	53327
R 5148	MRS25 1% 3K16	4822 116	53021
R 5149	MRS25 1% 10K	4822 116	53022
R 5151	MRS25 1% 1K47	5322 116	53185
R 5152	MRS25 1% 100E	5322 116	53126
R 5153	MRS25 1% 5K11	5322 116	53494
R 5154	MRS25 1% 5K11	5322 116	53494
R 5156	MRS25 1% 2K15	5322 116	53239
R 5157	MRS25 1% 2K15	5322 116	53239
R 5158	MRS25 1% 2K15	5322 116	53239
R 5201	1/4N 0,25% 16K2	5322 116	80231
R 5202	0.25% 3K16	5322 116	80242
R 5203	MRS25 1% 56K2	5322 116	53222
R 5204	0.25% 3K16	5322 116	80242
R 5206	1/4N 0.25% 19K6	5322 116	80233
R 5207	MRS25 1% 2K61	5322 116	53327
R 5208	MRS25 1% 2K61	5322 116	53327
R 5209	MRS25 1% 3K83	4822 116	53079
R 5211	MRS25 1% 3K83	4822 116	53079
R 5212	MRS25 1% 9K09	5322 116	53253
R 5213	MRS25 1% 619E	5322 116	53337
R 5214	MRS25 1% 825E	5322 116	53541
R 5216	MRS25 1% 215E	5322 116	53325
R 5217	MRS25 1% 681E	4822 116	53123
R 5218	MRS25 1% 46E4	5322 116	53248
R 5219	MRS25 1% 46E4	5322 116	53248
R 5221	MRS25 1% 46E4	5322 116	53248
R 5222	MRS25 1% 46E4	5322 116	53248
R 5223	MRS25 1% 46E4	5322 116	53248
R 5224	MRS25 1% 1K33	5322 116	53512
R 5226	MRS25 1% 75E	5322 116	53339
R 5227	MRS25 1% 75E	5322 116	53339
R 5228	MRS25 1% 75E	5322 116	53339
R 5229	MRS25 1% 75E	5322 116	53339
R 5231	MRS25 1% 2K61	5322 116	53327
R 5232	MRS25 1% 46E4	5322 116	53248
R 5233	MRS25 1% 46E4	5322 116	53248
R 5234	MRS25 1% 46E4	5322 116	53248
R 5236	1/4W 0.25% 19K6	5322 116	80233
R 5237	MRS25 1% 56K2	5322 116	53222
R 5238	0.25% 3K16	5322 116	80242
R 5242	1/4M 0.25% 16K2	5322 116	80231
R 5243	0.25% 3K16	5322 116	80242
R 5244	MRS25 1% 681E	4822 116	53123
R 5246	MRS25 1% 215E	5322 116	53325
R 5247	MRS25 1% 825E	5322 116	53541

POSNR	DESCRIPTIO	N	ORDERING	CODE
R 5248	MRS25 1%	619E	5322 116	53337
R 5271	MRS25 1%	2E15	5322 116	53722
R 5272	MRS25 1%	1E	4822 116	52976
R 5273	MRS25 1%	1E	4822 116	52976
R 5274	MRS25 1%	2E15	5322 116	53722
R 5276	MRS25 1%	2E15	5322 116	53722
R 5277	MRS25 1%	1E	4822 116	52976
R 5278	MRS25 1%	1E	4822 116	52976
R 7001	0.25%	475E	5322 116	80238
R 7002	0.25%	475E	5322 116	80238
R 7003	MRS25 1%	46E4	5322 116	53248
R 7004	MRS25 1%	2K15	5322 116	53239
R 7006	MRS25 1%	180E	5322 116	53126
R 7007	MRS25 1%	46E4	5322 116	53248
R 7008	MRS25 1%	2K15	5322 116	53239
R 7009	MRS25 1%	2K15	5322 116	53239
R 7010	MRS25 1%	4K64	5322 116	53212
R 7011	MRS25 1%	237E	5322 116	53259
R 7012	MRS25 1%	237E	5322 116	53259
R 7013	MRS25 1%	4K64	5322 116	53212
R 7014	0.25%	196E	5322 116	80239
R 7016	MRS25 1%	46E4	5322 116	53248
R 7017	MRS25 1%	46E4	5322 116	53248
R 7018	0.25%	196E	5322 116	80239
R 7021	MRS25 1%	31K6	5322 116	53262
R 7023	MRS25 1%	31K6	5322 116	53262
R 7024	MRS25 1%	10K	4822 116	53022
R 7026	0.25%	316E	5322 116	80236
R 7027	0.25%	316E	5322 116	80236
R 7028	MRS25 1%	1K33	5322 116	53512
R 7029	MRS25 1%	562E	5322 116	53214
R 7031	0.25%	196E	5322 116	80239
R 7032	MRS25 1%	1K	4822 116	53108
R 7033	MRS25 1%	1K78	5322 116	53208
R 7034	MRS25 1%	31K6	5322 116	53262
R 7037	MRS25 1%	31K6	5322 116	53262
R 7038	MRS25 1%	10K	4822 116	53022
R 7039	0.25%	196E	5322 116	80239
R 7041	MRS25 1%	3K48	4822 116	53315
R 7042	MRS25 1%	12K1	4822 116	52957
R 7043	MRS25 1%	4K22	5322 116	53246
R 7044	MRS25 1%	5K62	5322 116	53495
R 7045	MRS25 1%	1M	4822 116	52843
R 7047	VR25 5%	10M	4822 110	72214
R 7048	VR25 5%	10M	4822 110	72214
R 7049	VR25 5%	16M	4822 110	72214
R 7051	VR25 5%	16M	4822 110	72214
R 7053	VR25 5%	2M7	4822 110	72198
R 7054	0.25%	249K	5322 116	53205
R 7056	6.25%	249K	5322 116	53205
R 7057	0.25%	249K	5322 116	53205
R 7058	0.25%	249K	5322 116	53205
R 7059	MRS25 1%	10K	4822 116	53022
R 7062	MRS25 1%	10K	4822 116	53022
R 7063	MRS25 1%	68E1	5322 116	53264
R 7064	MRS25 1%	46E4	5322 116	53248
R 7066	MRS25 1%	46E4	5322 116	53248
R 7067	0.25%	150E	5322 116	53399
R 7068	0.25%	150E	5322 116	53399
R 7069	MRS25 1%	68E1	5322 116	53264
R 7070	MRS25 1%	681E	4822 116	53123
R 7071	MRS25 1%	10K	4822 116	53022
R 7072	MRS25 1%	110E	4822 116	52906
R 7073	MRS25 1%	110E	4822 116	52906
R 7074	MRS25 1%	110E	4822 116	52906

POSNR	DESCRIPTION	N .	ORDERING CODE
R 7076	MRS25 1%	46E4	
R 7077	MRS25 1%	46E4	
R 7078	0.25%	562E	
R 7079	0.25%	562E	
R 7081	0.25%	562E	
R 7082	0.25%	562E	5322 116 80235
R 7083	MRS25 1%	26K1	5322 116 53261
R 7086	MRS25 1%	26K1	5322 116 53261
R 7087	MRS25 1%	46E4	5322 116 53248
R 7088	MRS25 1%	46E4	5322 116 53248
R 7089	MRS25 1%	2K15	5322 116 53239
R 7091	MRS25 1%	2K15	5322 116 53239
R 7094	MRS25 1%	383E	5322 116 53332
R 7096	MRS25 1%	383E	5322 116 53332
R 7097	MRS25 1%	10K	4822 116 53022
R 7098	0.25%	375E	5322 116 53407
R 7099	0.25%	375E	5322 116 53407
R 7103	0.25%	375E	5322 116 53407
R 7104	MR\$25 1%	10K	4822 116 53022
R 7106	0.25%	375E	5322 116 53407
R 7107	MR\$25 1%	46E4	5322 116 53248
R 7108	MR\$25 1%	51E1	5322 116 53213
R 7109	MR\$25 1%	51E1	5322 116 53213
R 7110	MR\$25 1%	10K	4822 116 53022
R 7111	MR\$25 1%	46E4	5322 116 53248
R 7112	MRS25 1%	19K	9822 116 53022
R 7113	MRS25 1%	16K2	5322 116 53589
R 7114	MRS25 1%	3K83	4822 116 53079
R 7117	MRS25 1%	2K37	5322 116 53536
R 7118	MRS25 1%	2K15	5322 116 53239
R 7119	MRS25 1%	147E	5322 116 53569
R 7121	MRS25 1%	3K83	4822 116 53079
R 7122	MRS25 1%	11K	4822 116 52907
R 7123	MRS25 1%	10K	4822 116 53022
R 7124	MRS25 1%	100K	4822 116 52973
R 7126	MRS25 1%	100K	4822 116 52973
R 7127	MRS25 1%	10K	4822 116 53022
R 7128	MRS25 1%	10K	4822 116 53022
R 7131	MRS25 1%	10K	4822 116 53022
R 7132	0.25%	475E	5322 116 80238
R 7133	0.25%	475E	5322 116 80238
R 7134	0.25%	475E	5322 116 80238
R 7136	0.25%	475E	5322 116 80238
R 7137	MRS25 1%	2K15	5322 116 53239
R 7138	MRS25 1%	46E4	5322 116 53248
R 7139	MRS25 1%	100E	5322 116 53126
R 7141	MRS25 1%	4K64	5322 116 53212
R 7142	MRS25 1%	100K	4822 116 52973
R 7143	MRS25 1%	10K	4822 116 53022
R 7144	MRS25 1%	34K8	5322 116 53429
R 7146	MRS25 1%	681E	4822 116 53123
R 7147	MRS25 1%	90K9	5322 116 53582
R 7148	MRS25 1%	511E	5322 116 53135
R 7149	MRS25 1%	2K15	5322 116 53239
R 7151	MRS25 1%	681E	4822 116 53123
R 7152	MRS25 1%	2K15	5322 116 53239
R 7153	MRS25 1%	4K64	5322 116 53212
R 7154	MRS25 1%	4K64	5322 116 53212
R 7161	MRS25 1%	4K64	5322 116 53212
R 7162	MRS25 1%	1K	4822 116 53108
R 7163	MRS25 1x	3E48	4822 116 52994
R 7164	MRS25 1x	6E81	4822 116 53009
R 7166	MRS25 1x	2E15	5322 116 53722
R 7168	MRS25 1x	2E15	5322 116 53722
R 7169	MRS25 1x	1E47	5322 116 80247

POSNR	DESCRIPTION	ORDERING CODE
R 7171	MRS25 1% 121E	4822 116 52955
R 7172	MRS25 1% 71E5	5322 116 53528
R 7173	MRS25 1% 121E	4822 116 52955
R 7174	MRS25 1% 71E5	5322 116 53528
R 7176	MRS25 1% 100E	5322 116 53126
R 7177	MRS25 1% 1E	4822 116 52976
R 7178	MRS25 1% 1E47	5322 116 80247
R 7179	MRS25 1% 2E15	5322 116 53722
R 7181	MRS25 1% 10K	4822 116 53022
R 7182	MRS25 1% 10K	4822 116 53022
R 7452	MRS25 1% 511K	5322 116 53334
R 7453	MRS25 1% 21K5	5322 116 53241
R 7456	MRS25 1% 511K	5322 116 53334
R 7457	MRS25 1% 21K5	5322 116 53241
V 5001	BZV12 PEL	5322 130 34269
V 5009	BZV12 PEL	5322 130 34269
V 5011	BAW62 PEL	4822 130 30613
V 5012	BAW62 PEL	4822 130 30613
V 5101	BZV12 PEL	5322 130 34269
V 5109	BZV12 PEL	5322 130 34269
V 5111	BAW62 PEL	4822 130 30613
V 5112	BAW62 PEL	4822 130 30613
V 7001	BZX79-C3V9 PEL	4822 130 31981
V 7006	BAW62 PEL	4822 130 30613
V 7009	BZX79-C15 PEL	4822 130 30613
V 7017	BAW62 PEL	4822 130 30613
V 7033	BZV12 PEL	5322 130 34269
V 7036	BZV12 PEL	5322 130 34269
C 5001	-20+50% 10NF	4822 122 31414
C 5002	-20+50% 10NF	4822 122 31414
C 5003	-20+50% 10NF	4822 122 31414
C 5004	0.25PF 01.8PF	5322 122 32162
C 5005	-20+50% 10NF	4822 122 31414
C 5007	63V 10% 100NF	5322 121 42492
C 5008	63V 10% 100NF	5322 121 42492
C 5009	63V 10% 100NF	5322 121 42492
C 5011	100V 10% 33NF	5322 121 42497
C 5012	10% 4.7NF	4822 122 31125
C 5013	63V 10% 470NF	5322 121 42979
C 5014	10% 2.2NF	4822 122 30114
C 5015	63V 10% 470NF	5322 121 42979
C 5017	2% 10PF	4822 122 32185
C 5018	2% 10PF	4822 122 32185
C 5020	108V 10% 10NF	5322 121 42495
C 5021	-20+50% 10NF	4822 122 31414
C 5022	-20+50% 10NF	4822 122 31414
C 5023	-20+50% 10NF	4822 122 31414
C 5024	-20+50% 10NF	6822 122 31414
C 5025	63V 10% 100NF	5322 121 42492
C 5101	-20+50% 10NF	4822 122 31414
C 5102	-20+50% 10NF	4822 122 31414
C 5103	-20+50% 10NF	4822 122 31414
C 5104	0.25PF 01.8PF	5322 122 32162
C 5105	-20+50% 10NF	4822 122 31414
C 5107	63V 10% 100NF	5322 121 42492
C 5108	63V 10% 100NF	5322 121 42492
C 5109	63V 10% 100NF	5322 121 42492
C 5111	100V 10% 33NF	5322 121 42497
C 5112	10% 4.7NF	4822 122 31125
C 5113	63V 10% 470NF	5322 121 42979
C 5114	10% 2.2NF	4822 122 30114
C 5115	63V 10% 470NF	5322 121 42979
C 5117	2% 10PF	4822 122 32185

POSNR	DESCRIPTI	ON	ORDERING	
C 5118 C 5120 C 5121 C 5122 C 5123	2% 100V 10% -20+50% -20+50% -20+50%	ON 18PF 19NF 19NF 19NF 19NF	4822 122 5322 121 4822 122 4822 122 4822 122	32185 42495 31414 31414 31414
C 5124 C 5125 C 5201 C 5202 C 5203	-20+50x 63V 10x 25V 20x -20+50x -20+50x	10NF 100NF 6.8UF 10NF 10NF	4822 122 5322 121 5322 124 4822 122 4822 122	31414
C 5204 C 5205 C 5206 C 5210 C 5211	-20+50x -20+50x 63V 10% -20+50x 16V 20x	10NF 10NF 470NF 10NF 6.8UF	4822 122 4822 122 5322 121 4822 122 5322 124	31414
C 5212 C 5213 C 5221 C 5222 C 5223	-20+50x 16V 20x 16V 20x -20+50x 16V 20x	10NF 6.8UF 6.8UF 10NF 6.8UF	4822 122 5322 124 5322 124 4822 122 5322 124	21763
C 5231 C 5232 C 5233 C 5241 C 5242	10V 20% -20+50% -20+50% 10V 20% -20+50%	33UF 10NF 10NF 33UF 10NF	5322 124 4822 122 4822 122 5322 124 4822 122	31414
C 5244 C 5251 C 5252 C 5253 C 5254	-20+50% 16V 20% 16V 20% -20+50% -20+50%	10NF 6.8UF 6.8UF 10NF 10NF	4822 122 5322 124 5322 124 4822 122 4822 122	31414 21763 21763 31414 31414
C 5256 C 5257 C 5261 C 5262 C 5263	-20+50x -20+50x 16V 20x 16V 20x -20+50x	10NF 10NF 6.8UF 6.8UF 10NF	4822 122 4822 122 5322 124 5322 124 4822 122	21763
C 5264 C 5266 C 5267 C 5268 C 5269	-20+50x -20+50x -20+50x -20+50x -20+50x	10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 5271 C 5272 C 5273 C 5274 C 5276	-20+50x -20+50x -20+50x -20+50x -20+50x	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414
C 7001 C 7002 C 7003 C 7004 C 7006	-20+50% 6.3V 20% 6.3V 20% -20+50% -20+50%	10NF 68UF 68UF 10NF 10NF	4822 122 5322 124 5322 124 4822 122 4822 122	21955 31414
C 7007 C 7008 C 7009 C 7011 C 7012	-20+50% -20+50% -20+50% 63V 10% -20+50%	10NF 10NF 10NF 100NF 10NF	4822 122 4822 122 4822 122 5322 121 4822 122	31414 42492
C 7013 C 7014 C 7015 C 7016 C 7017	63V 10x 63V 10x 10V 20x 63V 10x 63V 10x	220NF 220NF 33UF 220NF 220NF	5322 121 5322 121 5322 124 5322 121 5322 121	42493 42493 21957 42493 42493
C 7019 C 7021 C 7022 C 7023 C 7024	-20+50x 63V 10x 2x 63V 10x 10x	10NF 220NF 150PF 220NF 1NF	4822 122 5322 121 4822 122 5322 121 4822 122	31414 42493 31413 42493 30027

POSNR	DESCRIPTION	ORDERING CODE
C 7026 C 7027 C 7028 C 7029 C 7031	10% 4.7N 10% 1N 2% 220P 2% 100P -20+50% 10N	4822 122 30094 4822 122 31316 4822 122 31414
C 7032 C 7033 C 7034 C 7036 C 7037	-20+50% 10NI -20+50% 10NI -20+50% 10NI -20+50% 10NI -20+50% 10NI	4822 122 31414 4822 122 31414 4822 122 31414
C 7038 C 7039 C 7041 C 7042 C 7043	-20+50% 10NI -20+50% 10NI -20+50% 10NI -10+50% 150UI 16V 20% 6.8UI	4822 122 31414 4822 122 31414 4822 124 20691
C 7044 C 7046 C 7047 C 7048 C 7049	-20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	4822 122 31414 4822 122 31414 4822 122 31414
C 7051 C 7052 C 7053 C 7054 C 7056	-10+50% 150UF -20+50% 10NF -10+50% 150UF -20+50% 10NF -10+50% 220UF	4822 122 31414 4822 124 20691 4822 122 31414
C 7057 C 7058 C 7059 C 7061 C 7062	10V 20% 10UF -20+50% 10NF -10+50% 220UF -20+50% 220UF -10+50% 220UF	4822 122 31414 4822 124 20681 4822 122 31414
C 7063 C 7064 C 7066 C 7067 C 7068	-20+50% 10MF -10+50% 150UF -20+50% 10MF -20+50% 10MF -20+50% 10MF	4822 124 20691 4822 122 31414 4822 122 31414 4822 122 31414
C 7069 C 7070 C 7071 C 7072 C 7073	-20+50% 10NF -20+50% 10NF -10+50% 220UF -20+50% 10NF 10V 20% 10UF	4822 122 31414 4822 124 20681 4822 122 31414
C 7074 C 7075 C 7076 C 7077 C 7078	-20+50% 10MF -20+50% 10MF -20+50% 10MF -20+50% 10MF -10+50% 220UF	4822 122 31414 4822 122 31414 4822 122 31414
C 7079 C 7081 C 7451 C 7452 C 7453	-20+50% 10MF -20+50% 10MF 63V 10% 100MF 63V 10% 100MF 63V 10% 100MF	4822 122 31414 5322 121 42492 5322 121 42492
C 7454	63V 10% 100NF	
D 5001 D 5201	HEF4066BP PEL ARRAY DQ 0127	5322 209 10357 5322 209 80992
D 7003 D 7004 I 5101 N 5001 N 5002	PC74HCT123P PEI PC74HCT74P PEI HEF4066BP PEI NE5532P T.1 NE5532P T.1	5322 209 11109 5322 209 10357
N 5101 N 5201 N 7001 N 7002 N 7003	NE5532P T.1 CA3086 RCA UA324PC FSC UA324PC FSC UA324PC FSC	5322 200 11225

POSNR DESCRIPTION		ORDERING CODE
K 5022 0.3M 25%	N.S MOT NSC 22K 22K	5322 105 20035
R 5023 0.3W 25% R 5024 0.3W 25% B 5030 0.3W 25% B 5046 0.3W 25% R 5102 0.3W 25%	22K 22K 10K 2K2 10K	5322 105 20035 5322 105 20035 4822 105 10455 5322 105 20033 4822 105 10455
R 5121 0.3W 25% R 5122 0.3W 25% R 5123 0.3W 25% R 5124 0.3W 25% R 5130 0.3W 25%	22K 22K 22K 22K 22K 10K	5322 105 20035 5322 105 20035 5322 105 20035 5322 105 20035 5322 105 20035 4822 105 10455
R 7022 0.3M 25% 1 R 7036 0.3M 25% 1 R 7046 0.3M 25% 1	2K2 100K 100K 100K	5322 105 20038 5322 105 20038 5322 105 20038 5322 105 20038 5322 105 20038
P 7084 0.3W 25% 1	100K 100K 470E 47K 10K	5322 105 20038 5322 105 20038 5322 105 20028 5322 105 20036 4822 105 10455
R 7159 8.3W 25%	100K 22K 10K 10K	5322 105 20038 5322 105 20035 5322 101 14066 5322 101 14066
	PEL PEL	
V 5004 BC558B V 5005 BC558B V 5006 BC548C V 5007 BC558B V 5008 BC548C	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 44197 4822 130 44196 4822 130 44197 4822 130 44196
V 5013 BC558B V 5014 BC558B V 5102 BC548C V 5103 BC548C V 5104 BC558B	PEL PEL PEL PEL	4822 130 44197 4822 130 44197 4822 130 44196 4822 130 44196 4822 130 44197
V 5105 BC558B V 5106 BC548C V 5107 BC558B V 5108 BC548C V 5113 BC558B	PEL PEL PEL PEL	4822 130 44197 4822 130 44196 4822 130 44197 4822 130 44196 4822 130 44197
V 5114 BC558B V 5201 BC558B V 5202 BC558B V 5203 BC558B V 5204 BC558B	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 44197 4822 130 44197 4822 130 44197 4822 130 44197
V 5206 BC548C V 7002 BC788 V 7003 BC558B V 7004 BC558B V 7007 BC558B	PEL PEL PEL PEL PEL	4822 130 44196 5322 130 41805 4822 130 44197 4822 130 44197 4822 130 44197
V 7008 BC558B V 7011 BC548C V 7012 BF450 TAPE V 7013 BF450 TAPE V 7018 BC558B	PEL PEL PEL PEL PEL	4822 130 44197 4822 130 44196 4822 130 44237 4822 130 44237 4822 130 44197

POSNR	DESCRIPTION	i	ORDERING	CODE
V 7019 V 7021 V 7022 V 7023 V 7024	BC558B BC558B BC558B BC558B BC558B	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44197 44197 44197 44197 44197
V 7026 V 7027 V 7028 V 7029 V 7031	BCY88 BC548C BC548C BC548C BC558B	PEL PEL PEL PEL	5322 130 4822 130 4822 130 4822 130 4822 130	44196
V 7032 V 7034 V 7037 V 7038 V 7039	BC558B BCY88 BC548C BC558B BC558B	PEL PEL PEL PEL PEL	4822 130 5322 130 4822 130 4822 130 4822 130	44197 41805 44196 44197 44197

UNIT	A33

ON LI AS	3			
POSNR	DESCRIPTI	ON	ORDERING	CODE
C 7501 C 7502 C 7503 C 7507 C 7508	0.25PF -20+50% -20+50% -20+50% -20+50%	4.7PF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122	31822 31414 31414 31414 31414
C 7509 C 7511 C 7512 C 7513 C 7514	-20+50x -20+50x 16V 20x 16V 20x 2x	10NF 10NF 6.8UF 6.8UF 100PF	5322 124	31414 31414 21763 21763 31316
C 7516 C 7517 C 7518 C 7519 C 7521	-20+50% -20+50% 16V 20% 16V 20% 2%	10NF 10NF 6.8UF 6.8UF 100PF	5322 124	31414 31414 21763 21763 31316
C 7522 C 7522 C 7523 C 7701 C 7702	-20+50% 2% 2% 0.25PF -20+50%	10NF 10PF 10PF 4.7PF 10NF	4822 122	31414 32185 32185 31822 31414
C 7703 C 7708 C 7709 C 7711 C 7712	~20+50x -20+50x -20+50x -20+50x 16V 20x	10NF 10NF 10NF 10NF 6.8UF		31414 31414 31414 31414 21763
C 7713 C 7714 C 7716 C 7717 C 7718	16V 20X 2X -20+50X -20+50X 16V 20X	6.8UF 100PF 10NF 10NF 6.8UF		21763 31316 31414 31414 21763
C 7719 C 7721 C 7722 C 7722 C 7723	16V 20x 2x -20+50x 2x 2x	6.8UF 100PF 10NF 10PF	5322 124 4822 122 4822 122 4822 122 4822 122	21763 31316 31414 32185 32185
C 7851 C 7852 C 7853 C 7854 C 7856	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	9822 122	31414 31414 31414 31414 31414
C 7858 C 7861 C 7862 C 7868 C 7869	-20+50% -20+50% -20+50% 16V 20% 16V 20%	10NF 10NF 10NF 6.8UF 6.8UF	4822 122 4822 122 4822 122 5322 124 5322 124	31414 31414 31414 21763 21763
C 7873 C 7874 C 7878 C 7879 C 7882	16V 20% 16V 20% -20+50% -20+50% -20+50%	6.8UF 6.8UF 10NF 10NF 10NF	5322 124 5322 124 4822 122 4822 122 4822 122	21763 21763 31414 31414 31414
C 7884 C 7886 C 7887 C 7901 C 7902	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 7903 C 7904 C 7906 C 7907 C 7908	-20+50% 25V 20% -20+50% -20+50% -20+50%	10NF 6.8UF 10NF 10NF 10NF	5322 124 4822 122 4822 122	31414 21961 31414 31414 31414

POSNR	DESCRIPTI			RDERING	
C 7909 C 7911 C 7912 C 7913 C 7914	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4 4 4	822 122 822 122 822 122 822 122 822 122	31414 31414 31414
C 7916 C 7917 C 7918 C 7919 C 7921	-20+50% 16V 20% -20+50% 16V 20% -20+50%	10NF 15UF 10NF 15UF 10NF	5 4 5	822 122 322 124 822 122 322 124 822 122	21958 31414 21958
C 7922 C 7923 C 7924 C 7926 C 7927	16V 20% 16V 20% 10% 25V 20% 16V 20%	6.8UF 15UF 1NF 6.8UF 15UF	4 5	322 124 322 124 822 122 322 124 322 124	21958 30027 21961
C 7928 C 7929 C 7931 C 7932 C 7933	25V 20% 63V 10% 63V 10% 2%	1NF 6.8UF 220NF 220NF 100PF	4 5 5 5 4	822 123 322 123 322 121 322 121 822 123	21961 42493 42493
C 7934 C 7936 C 7937 C 7938 C 7939	-20+50x 10V 20x 10V 20x 10V 20x 10V 20x	10NF 33UF 33UF 33UF 33UF	5 5 5 5	822 124 322 124 322 124 322 124 322 124	21957 21957 21957
C 7941 C 7942 C 7943 C 8101 C 8102	-20+50% -20+50% -20+50% -20+50% -28+50%	10NF 10NF 10NF 10NF 10NF	. 4	822 123 822 123 822 123 822 123 822 123	2 31414 2 31414 2 31414
C 8106 C 8107 C 8108 C 8109 C 8111	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4	822 123 822 123 822 123 822 123 822 123	2 31414 2 31414 2 31414
C 8112 C 8113 C 8114 C 8116 C 8117	-20+50% -20+50% -20+50% -20+50% 16V 20%	10NF 10NF 10NF 10NF 15UF	4 4 4 5	822 123 822 123 822 123 822 123 822 123	2 31414 2 31414 2 31414 4 21958
C 8118 C 8119 C 8121 C 8122 C 8123	-20+50% 16V 20% -20+50% 16V 20% 16V 20%	10NF 15UF 10NF 6.8UF 15UF	5	822 12 322 12 822 12 322 12 322 12	2 31414 4 21958 2 31414 4 21763 4 21958
C 8124 C 8126 C 8127 C 8128 C 8129	10% 25V 20% 16V 20% 10% 25V 20%	1NF 6.8UF 15UF 1NF 6.8UF	5 5 4	822 12 322 12 322 12 822 12 322 12	4 21961 4 21958 2 30027
C 8131 C 8132 C 8134 C 8136 C 8137	63V 10% 63V 10% -20+50% 10V 20% 10V 20%	220NF 220NF 10NF 33UF 33UF	4	322 12 322 12 822 12 322 12 322 12	1 42493 2 31414 4 21957
C 8138 C 8139 C 8141 C 8142 C 8143	10V 20X 10V 20X -20+50X -20+50X -20+50X	33UF 33UF 10NF 10NF 10NF	5 4 4	322 124 322 124 822 122 822 122 822 122	1 21957 2 31414
C 8301 C 8302 C 8303 C 8304 C 8306	-20+50% 10% 10% 10% 10%	10NF 470PF 470PF 470PF 470PF	4 4	822 123 822 123 822 123 822 123 822 123	2 30034

POSNR	DESCRIPTION		ORDER	ING	CODE
C 8307 C 8308 C 8309 C 8311 C 8312	10% 47 -20+50% 1	TOPF TOPF LONF 1NF .8UF	4822 4822 4822 4822 5322	122 122 122 122 122	30034 30034 31414 30027 21763
C 8314 C 8316 C 8317 C 8318 C 8331	2% 11	DOPF DOPF LOPF LONF LNF	4822 4822 4822 4822 4822	122 122 122 122 122	31316 31316 32185 31414 30027
C 8332 C 8333 C 8334 C 8336 C 8337	2x 10 2x 10 2x 10	.8UF DOPF DOPF DOPF LOPF	5322 4822 4822 4822 4822	124 122 122 122 122	21763 31316 31316 31316 32185
C 8338 C 8351 C 8352 C 8354 C 8356	10%	LONF 1NF .8UF OOPF OOPF	4822 4822 5322 4822 4822	122 122 124 122 122	31414 30027 21763 31316 31316
C 8357 C 8358 C 8371 C 8372 C 8374	-20+50% 10% 16V 20% 6	10PF 10NF 1NF .8UF 0DPF	4822 4822 4822 5322 4822	122 122 122 124 124	32185 31414 30027 21763 31316
C 8376 C 8377 C 8378 C 8401 C 8411	-20+50% -2x	ODPF 10PF 10NF 10PF 10PF	4822 4822 4822 4822 4822	122 122 122 122 122	31316 32185 31414 32185 32185
C 8421 C 8422 C 8423 C 8424 C 8426	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31414
C 8427 C 8428 C 8429 C 8431 C 8432	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31414
C 8433 C 8434 C 8436 C 8437 C 8438	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31414
C 8439 C 8441 C 8442 C 8443 C 8444	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122	31414 31414 31414 31414 31414
C 8446 C 8447 D 7501 D 7502 D 7504	-20+50% -20+50% 0M688 PEAK DETECT PEAK DETECT	10NF 10NF OR OR	4822 4822 5322 5322 5322	122 122 209 209 209	31414 31414 71711 71709 71709
D 7506 D 7507 D 7508 D 7701 D 7702	0M688 0Q0208 0Q0208 0M688 PEAK DETECT	OR	5322 5322 5322 5322 5322	209 209 209 209 209	71711 71707 71707 71711 71709
D 7704 D 7706 D 7707 D 7708 D 7852	PEAK DETECT 0M688 0Q0208 0Q0208 PC74HCT02P	OR PEL	5322 5322 5322 5322 5322	209 209 209 209 209	71709 71711 71707 71707 11106

15

POSNR	DESCRIPTION	ORDERING CODE
D 7853	PC74HCT04P PEL	4822 209 82341
D 7854	PC74HCT157P PEL	5322 209 11263
D 8302	74F112PC FSC	5322 209 70101
D 8303	PAL.20R8-AC-JS	5322 209 51266
D 8304	74F163APC FSC	5322 209 83343
D 8306	74F08PC FSC	5322 209 81574
D 8307	PAL16R8ACN MMI	5322 209 51265
D 8308	74F257APC FSC	5322 209 71672
D 8309	74F163APC FSC	5322 209 83343
D 8311	CD74HCT4066E RC	5322 209 71655
D 8331	CD74HCT4066E RC	5322 209 71655
D 8351	CD74HCT4066E RC	5322 209 71655
D 8371	CD74HCT4066E RC	5322 209 71655
D 8401	PC74HCT4051P	5322 209 71662
N 7503	CA3086 RCA	5322 209 11225
N 7703	CA3086 RCA	5322 209 11225
N 7851	LM337LZ NSC	5322 209 83228
N 7911	LF356N N.S	5322 209 86422
N 7912	LF356N N.S	5322 209 86422
N 7913	UA324PC FSC	5322 209 82561
N 8111	LF356N N.S	5322 209 86422
N 8112	LF356N N.S	5322 209 86422
N 8113	UA324PC FSC	5322 209 82561
N 8311	HA3-2525-5 HAR	5322 209 71661
N 8331	HA3-2525-5 HAR	5322 209 71661
N 8351	HA3-2525-5 HAR	5322 209 71661
N 8371	HA3-2525-5 HAR	5322 209 71661
N 8401	HA3-2525-5 HAR	5322 209 71661
N 8411	HA3-2525-5 HAR	5322 209 71661
R 7511	MRS25 1% 46E4	5322 116 53248
R 7512	0.3W 25% 100K	5322 105 20038
R 7513	0.3W 25% 100K	5322 105 20038
R 7566	0.3W 25% 10K	4822 105 10455
R 7583	0.3W 25% 1K	5322 105 20032
R 7584	0.3W 25% 1K	5322 105 20032
R 7592	0.3M 25% 220K	5322 105 20039
R 7596	MRS16T 1% 100E	4822 116 52757
R 7597	MRS16T 1% 100E	4822 116 52757
R 7601	-105-103 18K	5322 111 90473
R 7602	-105-103 10K	5322 111 90473
R 7603	0.3M 25% 220K	5322 105 20039
R 7606	0.3M 25% 220K	5322 105 20039
R 7612	0.3M 25% 1K	5322 105 20032
R 7711	MRS25 1% 46E4	5322 116 53248
R 7712	0.3M 25% 100K	5322 105 20038
R 7713	0.3W 25% 100K	5322 105 20038
R 7766	0.3W 25% 10K	4822 105 10455
R 7783	0.3W 25% 1K	5322 105 20032
R 7784	0.3W 25% 1K	5322 105 20032
R 7792	0.3W 25% 220K	5322 105 20039
R 7796 R 7797 R 7801 R 7802 R 7803	MRS16T 1% 100E MRS16T 1% 100E -105-103 10K -105-103 10K 0.3W 25% 220K	4822 116 52757 4822 116 52757 5322 111 90473 5322 105 20039
R 7806	0.3H 25% 220K	5322 105 20039
R 7939	0.3H 25% 22K	5322 105 20035
R 7953	0.3H 25% 4K7	5322 105 20034
R 7959	0.3H 25% 4K7	5322 105 20034
R 8139	0.3H 25% 22K	5322 105 20035
R 8153	0.3W 25% 4K7	5322 105 20034
R 8159	0.3W 25% 4K7	5322 105 20034
R 8319	0.3W 25% 10K	4822 105 10455
R 8322	0.3W 25% 1K	5322 105 20032
R 8339	0.3W 25% 10K	4822 105 10455
	D	D 7853 PC74HCT04P PEL D 7852 PC74HCT04P PEL D 7852 PC74HCT04P PEL D 7852 PC74HCT157P PEL D 7852 PC74HCT157P PEL D 7852 PC74HCT157P PEL D 7852 PC74HCT157P PEL D 7852 PC74HCT04P PEL D 7852 PC74HCT04P PEL D 8306 P74F257APC PSC D 8311 C074HCT04P PEL D 8351 C074HCT04P

POSNR	DESCRIPTION		ORDERING	CODE
R 8342 R 8359 R 8362 R 8379 R 8382	0.3M 25% 0.3M 25% 0.3M 25% 0.3M 25% 0.3M 25%	1K 10K 1K 10K 1K	5322 105 4822 105 5322 105 4822 105 5322 105	20032 10455 20032 10455 20032
V 7501 V 7502 V 7503 V 7511 V 7512	BC548C BFQ22S BFQ22S BFQ24 BFQ24	PEL PEL PEL PEL	4822 130 5322 130 5322 130 5322 130 5322 130	44196 42031 42031 41664 41664
V 7513 V 7514 V 7522 V 7523 V 7556	BC558B BC548C BC558B	PEL PEL PEL PEL	5322 130 5322 130 4822 130 4822 130 4822 130	41664 41664 44197 44196 44197
V 7701 V 7702 V 7703 V 7711 V 7712	BFQ22S BFQ22S BFQ24 BFG24	PEL PEL PEL PEL	4822 130 5322 130 5322 130 5322 130 5322 130	44196 42031 42031 41664 41664
V 7713 V 7714 V 7913 V 7917 V 7919	BFQ24 BFQ24 BC337 BC337 BF324	PEL PEL PEL PEL PEL	5322 130 5322 130 4822 130 4822 130 4822 130	41664 41664 40855 40855 41448
V 7922 V 7926 V 7927 V 7928 V 8113	BC558B BC558B BC558B BC558B	PEL PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	41448 44197 44197 44197 40855
V 8117 V 8119 V 8122 V 8126 V 8127	BC337 BF324 BF324 BC558B BC558B		4822 130 4822 130 4822 130 4822 130 4822 130	40855 41448 41448 44197 44197
V 8128 V 8311 V 8312 V 8331 V 8332	BC558B BC548C BC548C BC548C	DEL	4822 130 4822 130 4822 130 4822 130 4822 130	44197 44196 44196 44196 44196
V 8351 V 8352 V 8371 V 8372	BC548C BC548C BC548C BC548C	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130	44196 44196 44196 44196
R 7501 C 7857 C 7888	-10+50% 15	9K6 0UF 0UF	4822 124 4822 124	53258 20672 20672
R 7502 R 7503 R 7504 R 7506 R 7507	MRS25 1% 2 MRS25 1% 2 MRS25 1% 6	K15 K22 K87 81E 6E4	5322 116 5322 116 5322 116 4822 116 5322 116	53239 53246 53513 53123 53248
R 7508 R 7509 R 7516 R 7517 R 7519	MRS25 1% 5 MRS25 1% 5 MRS25 1% 1 MRS25 1% 1 MRS25 1%	01E1 000K 00K 10E	5322 116 5322 116 4822 116 4822 116 4822 116	53213 53213 52973 52973 52891
R 7521 R 7522 R 7523 R 7524 R 7526	MRS25 1% 1	10E 47E 48E K78 00E	4822 116 5322 116 5322 116 5322 116 5322 116	52891 53569 53591 53208 53126

POSNR	DESCRI	TION	ORDERING	CODE
R 7527	MRS25	1% 100E	5322 116	53126
R 7528	MRS25	1% 10E	4822 116	52891
R 7529	MRS25	1% 10E	4822 116	52891
R 7531	MRS25	1% 46E4	5322 116	53248
R 7532	MRS25	1% 100E	5322 116	53126
R 7533	MRS25	1% 1K78	5322 116	53208
R 7534	MRS25	1% 147E	5322 116	53569
R 7536	MRS25	1% 348E	5322 116	53591
R 7537	MRS25	1% 1K78	5322 116	53208
R 7538	MRS25	1% 100E	5322 116	53126
R 7539	MRS25	1% 100E	5322 116	53126
R 7541	MRS25	1% 10E	4822 116	52891
R 7542	MRS25	1% 10E	4822 116	52891
R 7543	MRS25	1% 46E4	5322 116	53248
R 7544	MRS25	1% 100E	5322 116	53126
R 7546	MRS25	1% 1K78	5322 116	53208
R 7547	MRS25	1% 100K	4822 116	52973
R 7548	MRS25	1% 100K	4822 116	52973
R 7554	MRS25	1% 10E	4822 116	52891
R 7556	MRS25	1% 10E	4822 116	52891
R 7557	MRS25	1% 3K16	4822 116	53021
R 7558	MRS25	1% 3K16	4822 116	53021
R 7559	MRS25	1% 1E	4822 116	52976
R 7561	MRS25	1% 1K	4822 116	53108
R 7562	MRS25	1% 1K	4822 116	53108
R 7563	MRS25	1% 261E	5322 116	53549
R 7564	MRS25	1% 100E	5322 116	53126
R 7569	MRS25	1% 1K62	5322 116	53257
R 7571	MRS25	1% 51E1	5322 116	53213
R 7572	MRS25	1% 1K	4822 116	53108
R 7573 R 7574 R 7576 R 7577 R 7578	MRS25 MRS25 MRS25 MRS25 MRS25	1% 261E 1% 100E 1% 1K1 1% 110E	4822 116 5322 116 5322 116 5322 116 4822 116	53108 53549 53126 53473 52906
R 7579	MRS25	1% 261E	5322 116	53549
R 7581	MRS25	1% 619E	5322 116	53337
R 7582	MRS25	1% 619E	5322 116	53337
R 7586	MRS25	1% 511E	5322 116	53135
R 7587	MRS25	1% 511E	5322 116	53135
R 7588	MRS25	1% 511E	5322 116	53135
R 7589	MRS25	1% 51E1	5322 116	53213
R 7596	MRS25	1% 511E	5322 116	53135
R 7597	MRS25	1% 511E	5322 116	53135
R 7598	MRS25	1% 511E	5322 116	53135
R 7611 R 7613 R 7614 R 7702 R 7703	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1K 1% 1K47 1% 1K47 1% 1K47 1% 1K96 1% 4K22	4822 116 5322 116 5322 116 5322 116 5322 116	53108 53185 53185 53237 53246
R 7704	MRS25	1% 2K87	5322 116	53513
R 7706	MRS25	1% 681E	4822 116	53123
R 7707	MRS25	1% 46E4	5322 116	53248
R 7708	MRS25	1% 51E1	5322 116	53213
R 7709	MRS25	1% 51E1	5322 116	53213
R 7716	MRS25	1% 100K	4822 116	52973
R 7717	MRS25	1% 100K	4822 116	52973
R 7719	MRS25	1% 10E	4822 116	52891
R 7721	MRS25	1% 10E	4822 116	52891
R 7722	MRS25	1% 147E	5322 116	53569
R 7723	MRS25	1% 348E	5322 116	53591
R 7724	MRS25	1% 1K78	5322 116	53208
R 7726	MRS25	1% 100E	5322 116	53126
R 7727	MRS25	1% 100E	5322 116	53126
R 7728	MRS25	1% 10E	4822 116	52891

POSNR	DESCRIP		ORDERING	CODE
R 7729	MRS25	1% 10E	4822 116	52891
R 7731	MRS25	1% 46E4	5322 116	53248
R 7732	MRS25	1% 100E	5322 116	53126
R 7733	MRS25	1% 1K78	5322 116	53208
R 7734	MRS25	1% 147E	5322 116	53569
R 7736	MRS25	1% 348E	5322 116	53591
R 7737	MRS25	1% 1K78	5322 116	53208
R 7738	MRS25	1% 100E	5322 116	53126
R 7739	MRS25	1% 100E	5322 116	53126
R 7741	MRS25	1% 10E	4822 116	52891
R 7742	MRS25	1% 10E	4822 116	52891
R 7743	MRS25	1% 46E4	5322 116	53248
R 7744	MRS25	1% 100E	5322 116	53126
R 7746	MRS25	1% 1K78	5322 116	53208
R 7747	MRS25	1% 100K	4822 116	52973
R 7748	MRS25	1x 100K	4822 116	52973
R 7754	MRS25	1x 10E	4822 116	52891
R 7756	MRS25	1x 10E	4822 116	52891
R 7761	MRS25	1x 1K	4822 116	53108
R 7762	MRS25	1x 1K	4822 116	53108
R 7763	MRS25	1x 261E	5322 116	53549
R 7764	MRS25	1x 100E	5322 116	53126
R 7769	MRS25	1x 1K62	5322 116	53257
R 7771	MRS25	1x 51E1	5322 116	53213
R 7772	MRS25	1x 1K	4822 116	53108
R 7773	MRS25	1% 1K	4822 116	53108
R 7774	MRS25	1% 261E	5322 116	53549
R 7776	MRS25	1% 180E	5322 116	53126
R 7777	MRS25	1% 1K1	5322 116	53473
R 7778	MRS25	1% 100E	5322 116	53126
R 7779	MRS25	1% 261E	5322 116	53549
R 7781	MRS25	1% 619E	5322 116	53337
R 7782	MRS25	1% 619E	5322 116	53337
R 7786	MRS25	1% 511E	5322 116	53135
R 7787	MRS25	1% 511E	5322 116	53135
R 7788	MRS25	1% 511E	5322 116	53135
R 7789	MRS25	1% 51E1	5322 116	53213
R 7796	MRS25	1% 511E	5322 116	53135
R 7797	MRS25	1% 511E	5322 116	53135
R 7798	MRS25	1% 511E	5322 116	53135
R 7851	MRS25	1% 1E	4822 116	52976
R 7852	MRS25	1% 1E	4822 116	52976
R 7853	MRS25	1% 5E11	4822 116	52999
R 7854	MRS25	1% 1E	4822 116	52976
R 7856	MRS25	1% 1E	4822 116	52976
R 7857	MRS25	1% 1E	4822 116	52976
R 7858	MRS25	1% 1E	4822 116	52976
R 7859	MRS25	1% 5E11	4822 116	52999
R 7861	MRS25	1% 215E	5322 116	53325
R 7862	MRS25	1% 464E	5322 116	53232
R 7863	MRS25	1% 1E	4822 116	52976
R 7864	MRS25	1% 1E	4822 116	52976
R 7866	MRS25	1% 1K47	5322 116	53185
R 7867	MRS25	1% 1E	4822 116	52976
R 7868	MRS25	1% 1E	4822 116	52976
R 7901	MRS25	1% IE	4822 116	52976
R 7902	MRS25	1% IE	4822 116	52976
R 7904	MRS25	1% IE	4822 116	52976
R 7906	MRS25	1% IE	4822 116	52976
R 7911	MRS25	1% 51E1	5322 116	53213
R 7912	MRS25	1% 51E1	5322 116	53213
R 7913	MRS25	1% 10E	4822 116	52891
R 7914	MRS25	1% 10E	4822 116	52891
R 7916	MRS25	1% 422E	5322 116	53592
R 7917	MRS25	1% 61E9	5322 116	53645

15

POSNR	DESCRIP	PTION	ORDERING CODE
R 7918	MRS25	1% 61E9	5322 116 53645
R 7919	MRS25	1% 1K1	5322 116 53473
R 7921	MRS25	1% 51E1	5322 116 53213
R 7922	MRS25	1% 51E1	5322 116 53213
R 7923	MRS25	1% 10E	4822 116 52891
R 7924	MRS25	1x 10E	4822 116 52891
R 7926	MRS25	1x 750E	5322 116 53265
R 7927	MRS25	1x 68E1	5322 116 53264
R 7928	MRS25	1x 68E1	5322 116 53264
R 7929	MRS25	1x 1K1	5322 116 53473
R 7931	MRS25	1% 287E	5322 116 53221
R 7932	MRS25	1% 287E	5322 116 53221
R 7933	MRS25	1% 287E	5322 116 53221
R 7934	MRS25	1% 287E	5322 116 53221
R 7936	MRS25	1% 287E	5322 116 53221
R 7937	MRS25	1% 287E	5322 116 53221
R 7938	MRS25	1% 7K5	4822 116 53028
R 7941	MRS25	1% 14K7	4822 116 53531
R 7942	MRS25	1% 1K62	5322 116 53257
R 7943	MRS25	1% 1K1	5322 116 53473
R 7944	MRS25	1% 1K1	5322 116 53473
R 7946	MRS25	1% 23K7	5322 116 53537
R 7947	MRS25	1% 1K62	5322 116 53257
R 7948	MRS25	1% 1K1	5322 116 53473
R 7949	MRS25	1% 1K1	5322 116 53473
R 7951	MRS25	1% 23K7	5322 116 55537
R 7952	MRS25	1% 3K48	4822 116 53315
R 7954	MRS25	1% 3K16	4822 116 53021
R 7956	MRS25	1% 51K1	4822 116 53121
R 7957	MRS25	1% 1K96	5322 116 53237
R 7958	MRS25	1% 100E	5322 116 53126
R 7961	MRS25	1% 51K1	4822 116 53121
R 7962	MRS25	1% 4K22	5322 116 53246
R 7963	MRS25	1% 1K	4822 116 53108
R 7964	MRS25	1% 3K16	4822 116 53021
R 7966	MRS25	1% 10K	4822 116 53022
R 7967	MRS25	1% 2K15	5322 116 53239
R 7968	MRS25	1% 1K	4822 116 53108
R 8111	MRS25	1% 51E1	5322 116 53213
R 8112	MRS25	1% 51E1	5322 116 53213
R 8113	MRS25	1% 10E	4822 116 52891
R 8114	MRS25	1% 10E	4822 116 52891
R 8116	MRS25	1% 422E	5322 116 53592
R 8117	MRS25	1% 61E9	5322 116 53645
R 8118	MRS25	1% 61E9	5322 116 53645
R 8119	MRS25	1% 1K1	5322 116 53473
R 8121	MRS25	1% 51E1	5322 116 53213
R 8122	MRS25	1% 51E1	5322 116 53213
R 8123	MRS25	1% 10E	4822 116 52891
R 8124	MRS25	1% 10E	4822 116 52891
R 8126	MRS25	1% 750E	5322 116 53265
R 8127	MRS25	1% 68E1	5322 116 53264
R 8128	MRS25	1% 68E1	5322 116 53264
R 8129	MRS25	1% 1K1	5322 116 53473
R 8131	MRS25	1% 287E	5322 116 53221
R 8132	MRS25	1% 287E	5322 116 53221
R 8133	MRS25	1% 287E	5322 116 53221
R 8134	MRS25	1% 287E	5322 116 53221
R 8136	MRS25	1% 287E	5322 116 53221
R 8137	MRS25	1% 287E	5322 116 53221
R 8138	MRS25	1% 7K5	4822 116 53028
R 8141	MRS25	1% 14K7	4822 116 53531
R 8142	MRS25	1% 1K62	5322 116 53257
R 8143	MRS25	1% 1K1	5322 116 53473
R 8144	MRS25	1% 1K1	5322 116 53473

POSNR	DESCRIPTIO	N	ORDERING	CODE
R 8146	MRS25 1%	23K7	5322 116	53537
R 8147	MRS25 1%	1K62	5322 116	53257
R 8148	MRS25 1%	1K1	5322 116	53473
R 8149	MRS25 1%	1K1	5322 116	53473
R 8151	MRS25 1%	23K7	5322 116	53537
R 8152	MRS25 1%	3K48	4822 116	53315
R 8154	MRS25 1%	3K16	4822 116	53021
R 8156	MRS25 1%	51K1	4822 116	53121
R 8157	MRS25 1%	1K96	5322 116	53237
R 8158	MRS25 1%	100E	5322 116	53126
R 8161	MRS25 1%	51K1	4822 116	53121
R 8162	MRS25 1%	4K22	5322 116	53246
R 8163	MRS25 1%	1K	4822 116	53108
R 8164	MRS25 1%	3K16	4822 116	53021
R 8166	MRS25 1%	10K	4822 116	53022
R 8167	MRS25 1%	2K15	5322 116	53239
R 8168	MRS25 1%	1K	4822 116	53108
R 8301	MRS25 1%	1K62	5322 116	53257
R 8302	MRS25 1%	3K83	4822 116	53079
R 8303	MRS25 1%	3K83	4822 116	53079
R 8304	MRS25 1%	3K83	4822 116	53079
R 8306	MRS25 1%	3K83	4822 116	53079
R 8307	MRS25 1%	3K83	4822 116	53079
R 8308	MRS25 1%	3K83	4822 116	53079
R 8309	MRS25 1%	1K	4822 116	53108
R 8311	MRS25 1%	31E6	5322 116	54964
R 8312	MRS25 1%	5K11	5322 116	53494
R 8313	MRS25 1%	31E6	5322 116	54964
R 8314	MRS25 1%	511E	5322 116	53135
R 8316	MRS25 1%	1K78	5322 116	53208
R 8317	MRS25 1%	17K8	5322 116	53235
R 8318	MRS25 1%	51K1	4822 116	53121
R 8321	MRS25 1%	1K	4822 116	53108
R 8331	MRS25 1%	31E6	5322 116	54964
R 8332	MRS25 1%	5K11	5322 116	53494
R 8333 R 8334 R 8336 R 8337 R 8338	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	31E6 511E 1K78 17K8 51K1	5322 116 5322 116 5322 116 5322 116 5322 116 4822 116	54964 53135 53208 53235 53121
R 8341	MRS25 1%	1K	4822 116	53108
R 8351	MRS25 1%	31E6	5322 116	54964
R 8352	MRS25 1%	5K11	5322 116	53494
R 8353	MRS25 1%	31E6	5322 116	54964
R 8354	MRS25 1%	511E	5322 116	53135
R 8356	MRS25 1%	1K78	5322 116	53208
R 8357	MRS25 1%	17K8	5322 116	53235
R 8358	MRS25 1%	51K1	4822 116	53121
R 8361	MRS25 1%	1K	4822 116	53108
R 8371	MRS25 1%	31E6	5322 116	54964
R 8372 R 8373 R 8374 R 8376 R 8377	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	5K11 31E6 511E 1K78 17K8	5322 116 5322 116 5322 116 5322 116 5322 116	53135 53208 53235
R 8378	MRS25 1%	51K1	4822 116	53121
R 8381	MRS25 1%	1K	4822 116	53108
R 8401	0.25%	2K21	5322 116	80234
R 8402	0.25%	2K21	5322 116	80234
R 8403	0.25%	2K21	5322 116	80234
R 8404	0.25%	2K21	5322 116	80234
R 8411	0.25%	2K21	5322 116	80234
R 8412	0.25%	2K21	5322 116	80234
R 8413	0.25%	2K21	5322 116	80234
R 8414	0.25%	2K21	5322 116	80234

POSNR	DESCRIPTION		ORDERING	CODE
R 8421	MRS25 1%	5K11	5322 116	53494
R 8422	MRS25 1%	5K11	5322 116	53494
R 8423	MRS25 1%	121E	4822 116	52955
V 7504	BZX79-C3V3	PEL	5322 130	31504
V 7506	BAW62	PEL	4822 130	30613
V 7507	BAW62	PEL	4822 130	30613
V 7508	BZX79-C6V2	PEL	4822 130	34167
V 7509	BZX79-C6V2	PEL	4822 130	34167
V 7516	BZX79-C3V3	PEL	5322 130	31504
V 7517	BAW62	PEL	4822 130	30613
V 7518	BAW62	PEL	4822 130	30613
V 7519	BZX79-C6V2	PEL	4822 130	34167
V 7521	BZX79-C6V2	PEL	4822 130	34167
V 7524 V 7526 V 7527 V 7528 V 7529	BZV46-C1V5 BZV46-C1V5 BAW62 BAW62 BAW62	PEL PEL PEL PEL	5322 130 5322 130 4822 130 4822 130 4822 130	34865 34865 30613 30613 30613
V 7531 V 7532 V 7533 V 7534 V 7536	BZX79-C3V9 BZX79-C3V9 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	31981 31981 30613 30613 30613
V 7537 V 7538 V 7539 V 7541 V 7542	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	30613 30613 30613 50613 30613
V 7543 V 7544 V 7546 V 7547 V 7548	BAW62 BAW62 BAW62 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	30613 30613 30613 30613 30613
V 7549	BAW62	PEL	4822 130	30613
V 7551	BAW62	PEL	4822 130	30613
V 7552	BAW62	PEL	4822 130	30613
V 7553	BAW62	PEL	4822 130	30613
V 7554	BAW62	PEL	4822 130	30613
V 7557 V 7558 V 7704 V 7706 V 7707	BZV46-C2V0 BZV46-C2V0 BZX79-C3V3 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 5322 130 4822 130 4822 130	31248 31248 31504 30613 30613
V 7708 V 7709 V 7716 V 7717 V 7718	BZX79-C6V2 BZX79-C6V2 BZX79-C3V3 BAW62 BAW62	PEL PEL PEL PEL	4822 130 4822 130 5322 130 4822 130 4822 130	34167 34167 31504 30613 30613
V 7719	BZX79-C6V2	PEL	4822 130	34167
V 7721	BZX79-C6V2	PEL	4822 130	34167
V 7724	BZV46-C1V5	PEL	5322 130	34865
V 7726	BZV46-C1V5	PEL	5322 130	34865
V 7727	BAW62	PEL	4822 130	30613
V 7728	BAW62	PEL	4822 130	30613
V 7729	BAW62	PEL	4822 130	30613
V 7731	BZX79-C3V9	PEL	4822 130	31981
V 7732	BZX79-C3V9	PEL	4822 130	31981
V 7733	BAW62	PEL	4822 130	30613
V 7734	BAW62	PEL	4822 130	30613
V 7736	BAW62	PEL	4822 130	30613
V 7737	BAW62	PEL	4822 130	30613
V 7738	BAW62	PEL	4822 130	30613
V 7739	BAW62	PEL	4822 130	30613

POSNR	DESCRIPTION	ORDERING CODE
V 7741	BAW62 PEL	4822 130 30613
V 7742	BAW62 PEL	4822 130 30613
V 7743	BAW62 PEL	4822 130 30613
V 7744	BAW62 PEL	4822 130 30613
V 7746	BAW62 PEL	4822 130 30613
V 7747 V 7748 V 7749 V 7751 V 7752	BAW62 PEL BAW62 PEL BAW62 PEL BAW62 PEL	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613 4822 130 30613
V 7753	BAW62 PEL	4822 130 30613
V 7754	BAW62 PEL	4822 130 30613
V 7757	BZV46-C2V0 PEL	4822 130 31248
V 7758	BZV46-C2V0 PEL	4822 130 31248
V 7851	BZV46-C2V0 PEL	4822 130 31248
UNIT A3	14	
POSNR	DESCRIPTION	ORDERING CODE
C 8501	2% 100PF	4822 122 31316
C 8502	2% 100PF	4822 122 31316
C 8503	-20+50% 10NF	4822 122 31414
C 8504	-20+50% 10NF	4822 122 31414
C 8506	10% 3.3NF	4822 122 30099
C 8507	0.25PF 4.7PF	4822 122 31822
C 8508	10x 3.3NF	4822 122 30099
C 8509	-20+50x 10NF	4822 122 31414
C 8511	-20+50x 10NF	4822 122 31414
C 8512	-20+50x 10NF	4822 122 31414
C 8513	-20+50% 10NF	4822 122 31414
C 8514	-20+50% 10NF	4822 122 31414
C 8516	-20+50% 10NF	4822 122 31414
C 8517	-20+50% 10NF	4822 122 31414
C 8518	-10+50% 100UF	4822 124 20679
C 8519	-20+50% 10NF	4822 122 31414
C 8521	-20+50% 10NF	4822 122 31414
C 8522	2% 10PF	4822 122 32185
C 8523	-20+50% 10NF	4822 122 31414
C 8524	2% 33PF	5322 122 32072
C 8525	-20+50% 10NF	4822 122 31414
C 8526	-20+50% 10NF	4822 122 31414
C 8527	0.25PF 5.6PF	5322 122 32163
C 8528	0.25PF 0.56PF	5322 122 32107
C 8529	2% 33PF	5322 122 32072
C 8531	-20+50% 10NF	4822 122 31414
C 8532	2% 220PF	4822 122 30094
C 8533	-20+50% 10NF	4822 122 31414
C 8534	-20+50% 10NF	4822 122 31414
C 8535	-20+50% 10NF	4822 122 31414
C 8537 C 8538 C 8539 C 8541 C 8542	-20+50% 10NF -20+50% 10NF -20+50% 10NF 10% 1NF 63V 10% 100NF	4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31614 4822 122 30027 5322 121 42492
C 8543	63V 10% 100NF	5322 121 42492
C 8544	63V 10% 100NF	5322 121 42492
C 8546	63V 10% 100NF	5322 121 42492
C 8547	63V 10% 100NF	5322 121 42492
C 8548	100V 10% 10NF	5322 121 42492
C 8549	100V 10% 10NF	5322 121 42495
C 8551	100V 10% 10NF	5322 121 42495
C 8552	100V 10% 10NF	5322 121 42495
C 8553	-20+50% 10NF	4822 122 31414
C 8554	10% 680PF	4822 122 30053

POSNR	DESCRIPTION	ORDERING CODE
C 8556	100V 10% 10NF	5322 121 42495
C 8557	100V 10% 10NF	5322 121 42495
C 8561	-10+50% 47UF	4822 124 20699
C 8562	-10+50% 100UF	4822 124 20679
C 8563	-10+50% 100UF	4822 124 20679
C 8564	-10+50% 100UF	4822 124 20679
C 8566	-10+50% 47UF	4822 124 20699
C 8567	-10+50% 47UF	4822 124 20699
C 8571	-20+50% 10NF	4822 122 31414
C 8572	-20+50% 10NF	4822 122 31414
C 8573	-20+50% IONF	4822 122 31414
C 8574	-20+50% IONF	4822 122 31414
C 8576	-20+50% IONF	4822 122 31414
C 8577	-20+50% IONF	4822 122 31414
D 8501	ARRAY 0Q-0145	5322 209 81324
G 8501	X-TAL 100MHZ	5322 242 71737
G 8502	X-TAL 125MHZ	5322 242 71738
L 8501	82UH	4822 158 10563
L 8502	82UH	4822 158 10563
L 8503	82UH	4822 158 10563
L 8504	82UH	4822 158 10563
L 8506	82UH	4822 158 10563
L 8507	82UH	4822 158 10563
N 8501	NE52IN SIG	5322 209 14441
N 8502	LF356N N.S	5322 209 86422
N 8503	ADC80AGZ-10 BBR	5322 209 86447
N 8504	UA714TC FSC	5322 209 70275
N 8506	LM358P T.I	4822 209 81472
N 8507	UA714TC FSC	5322 209 70275
N 8508	UA714TC FSC	5322 209 70275
N 8509	1M337T N.S	5322 209 81236
N 8511	TDA1540P PEL	4822 209 81453
N 8512	UA714TC FSC	5322 209 70275
N 8513	UA714TC FSC	5322 209 70275
R 8501	MRS25 1% 51E1	5322 116 53213
R 8502	MRS25 1% 562E	5322 116 53214
R 8503	MRS25 1% 51E1	5322 116 53213
R 8504	MRS25 1% 215E	5322 116 53325
R 8506	MRS25 1% 215E	5322 116 53325
R 8507	MRS25 1% 262E	5322 116 53214
R 8508	MRS25 1% 10E	4822 116 52891
R 8509	MRS25 1% 562E	5322 116 53214
R 8511	MRS25 1% 51E1	5322 116 53213
R 8512	MRS25 1% 10E	4822 116 52891
R 8513	MRS25 1% 51E1	5322 116 53213
R 8514	MRS25 1% 31E6	5322 116 54964
R 8516	MRS25 1% 31E6	5322 116 54964
R 8517	MRS25 1% 909E	4822 116 53533
R 8518	MRS25 1% 51E1	5322 116 53213
R 8519	MRS25 1% 909E	4822 116 53533
R 8521	MRS25 1% 31E6	5322 116 54964
R 8522	MRS25 1% 2K61	5322 116 53327
R 8523	MRS25 1% 3K48	4822 116 53315
R 8524	MRS25 1% 100E	5322 116 53126
R 8526	MRS25 1% 1K33	5322 116 53512
R 8527	MRS25 1% 2K15	5322 116 53239
R 8528	MRS25 1% 1K62	5322 116 53257
R 8529	MRS25 1% 2K61	5322 116 53327
R 8531	MRS25 1% 8K25	5322 116 53267
R 8532	MRS25 1% 464E	5322 116 53232
R 8533 R 8534 R 8536 R 8537 R 8538	MRS25 1% 31E6 MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 261E	

POSNR	DESCRIPTION	ORDERING CODE
R 8539	MRS 25 1% 2K15	5322 116 53239
R 8541	MRS 25 1% 10K	4822 116 53022
R 8542	MRS 25 1% 3K83	4822 116 53079
R 8543	MRS 25 1% 261E	5322 116 53549
R 8544	MRS 25 1% 261E	5322 116 53549
R 8547	MRS25 1% 133E	5322 116 53424
R 8548	MRS25 1% 12K1	4822 116 52957
R 8549	MRS25 1% 34K8	5322 116 53429
R 8551	MRS25 1% 237K	5322 116 80145
R 8559	MRS25 1% 619E	5322 116 53337
R 8561	MRS25 1% 2K15	5322 116 53239
R 8562	MRS25 1% 10K	4822 116 53022
R 8563	MRS25 1% 619E	5322 116 53337
R 8564	MRS25 1% 2K15	5322 116 53239
R 8566	MRS25 1% 10K	4822 116 53022
R 8567 R 8568 R 8569 R 8571 R 8579	MRS25 1% 619E MRS25 1% 619E MRS25 1% 75E MRS25 1% 75E MRS25 1% 121E MRS25 1% 2K15	5322 116 53337 5322 116 53337 5322 116 53339 4822 116 52955 5322 116 53239
R 8581	MRS25 1% 1K	4822 116 53108
R 8582	MRS25 1% 422E	5322 116 53592
R 8583	MRS25 1% 1K	4822 116 53108
R 8584	MRS25 1% 237E	5322 116 53259
R 8586	MRS25 1% 51E1	5322 116 53213
R 8587	MRS25 1% 2K15	5322 116 53239
R 8588	MRS25 1% 1K	4822 116 53108
R 8589	MRS25 1% 422E	5322 116 53592
R 8591	MRS25 1% 422E	4822 116 53108
R 8592	MRS25 1% 257E	5322 116 53259
R 8593	MRS25 1% 51E1	5322 116 53213
R 8594	MRS25 1% 196E	5322 116 53492
R 8597	MRS25 1% 2K61	5322 116 53327
R 8598	MRS25 1% 100K	4822 116 52973
R 8599	MRS25 1% 82E5	5322 116 53538
R 8601	MRS25 1% 681E	4822 116 53123
R 8604	MRS25 1% 2K61	5322 116 53327
R 8606	MRS25 1% 16K2	5322 116 53589
R 8607	0.3M 25% 1K	5322 105 20032
R 8608	MRS25 1% 2K37	5322 116 53536
R 8609 R 8611 R 8612 R 8613 R 8614	MR\$25 1% 1K96 MR\$25 1% 2K15 MR\$25 1% 10K MR\$25 1% 51E1 MR\$25 1% 51E1	5322 116 53237 5322 116 53239 4822 116 53022 5322 116 53213 5322 116 53213
R 8616	MRS25 1% 51E1	5322 116 53213
R 8617	MRS25 1% 51E1	5322 116 53213
V 8501	BFQ22S PEL	5322 130 42031
V 8502	BFQ22S PEL	5322 130 42031
V 8503	BFQ22S PEL	5322 130 42031
V 8504 V 8506 V 8507 V 8508 V 8509		5322 130 42031 4822 130 41482 4822 130 30613 4822 130 44196 4822 130 30613
V 8511 V 8512 V 8513 V 8514 V 8515	BZV12 PEL BF199 PEL BAW62 PEL BFQ24 PEL BZX79-C6V2 PEL	
V 8516 V 8517 V 8518 V 8519 V 8521	BFQ24 PEL BC558B PEL BC558B PEL BZX79-C6V2 PEL BC548C PEL	

POSNR	DESCRIPTION		ORDERING	CODE
V 8522 V 8523 V 8524 V 8534 V 8536	BC548C BC548C BC548C BC558B BZV46-C2V0	PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	44196 44196
V 8537 V 8538 V 8539 V 8541 V 8542	BZV46-C1V5 BAW62 BAW62 BFQ22S BC548C	PEL PEL PEL PEL PEL PEL	5322 130 4822 130 4822 130 5322 130 4822 130	30613 30613
V 8543 V 8544 V 8546 V 8547 V 8548	BC558B BZV46-C2VQ BZV46-C1V5 BAW62 BAW62	PEL	4822 130 4822 130 5322 130 4822 130 4822 130	44197 31248 34865 30613 30613
V 8549 V 8551 V 8552 V 8553 V 8554	BFQ22S BC548C BZV46-C2V0 BZV46-C2V0 BC558B	PEL PEL PEL PEL PEL	5322 130 4822 130 4822 130 4822 130 4822 130 4822 130	44196
V 8556	BC558B		4822 130	44197
V 7918 V 7921 V 7923 V 7924 V 7929	BZV12 BZX79-C18 BZX79-C18 BZV12 BAT83	PEL PEL PEL PEL PEL	5322 130 4822 130 4822 130 5322 130 5322 130	31024
V 7931 V 7932 V 8118 V 8121 V 8123	BAT83 BZX79-C3V0 BZV12 BZX79-C18 BZX79-C18	PEL PEL PEL PEL PEL	5322 130 4822 130 5322 130 4822 130 4822 130	31881 34269 31024
V 8124 V 8129 V 8131 V 8132 V 8301	BZV12 BAT83 BAT83 BZX79-C3V0 BZV46-C2V0	PEL PEL PEL PEL	5322 130 5322 130 5322 130 4822 130 4822 130	34269 32103 32103 31881 31248
V 8302 V 8303 V 8304 V 8306 V 8307	BZV46-C2V0 BZV46-C2V0 BZV46-C2V0 BZV46-C2V0 BZV46-C2V0	PEL PEL PEL	4822 130 4822 130 4822 130 4822 130 4822 130	31248 31248 31248 31248 31248
V 8308 V 8309	BZV46-C2V0 BZV46-C2V0	PEL PEL	4822 130 4822 130	31248 31248

15

UNIT A38 UNIT A39 UNIT A40	UNIT A41 UNIT A42	UNIT A43 UNIT A44
POSNR DESCRIPTION	ORDERING CODE	
C 5302 50V 10% 22NF C 5303 50V 5% 10PF C 5304 50V 10% 22NF C 5306 50V 10% 22NF C 5307 50V 10% 22NF	5322 122 32654 5322 122 32448 5322 122 32654 5322 122 32654 5322 122 32654	
C 5308 50V 10% 22NF C 5332 50V 10% 22NF C 5333 50V 5% 10PF C 5334 50V 10% 22NF C 5336 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32448 5322 122 32454 5322 122 32654	
C 5337 50V 10% 22NF C 5338 50V 10% 22NF C 5401 50V 10% 22NF C 5403 50V 10% 22NF C 5405 0.25PF 2.2PF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 4822 122 31036	
C 5407 50V 10% 22NF C 5408 50V 10% 22NF C 5409 50V 5% 47PF C 5412 50V 10% 22NF C 5413 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32452 5322 122 32452 5322 122 32654 5322 122 32654	
C 5414 50V 10x 22NF C 5441 50V 10x 22NF C 5443 50V 10x 22NF C 5445 0.25PF 2.2PF C 5447 50V 10x 22NF	5322 122 32654 5322 122 32654 5322 122 32654 4822 122 31036 5322 122 32654	
C 5448 50V 10% 22NF C 5449 50V 5% 47PF C 5452 50V 10% 22NF C 5453 50V 10% 22NF C 5454 50V 10% 22NF	5322 122 32654 5322 122 32452 5322 122 32654 5322 122 32654 5322 122 32654	
C 7202 50V 5% 5.6PF C 7206 50V 10% 2.7NF C 7207 50V 10% 2.7NF C 7208 50V 10% 22NF C 7212 50V 10% 22NF	5322 122 32967 4822 122 31783 4822 122 31783 5322 122 32654 5322 122 32654	
C 7216 50V 10% 22NF C 7217 50V 10% 22NF C 7218 50V 10% 22NF C 7219 50V 10% 22NF C 7221 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654	
C 7222 50V 10% 22NF C 7223 50V 10% 22NF C 7224 50V 10% 22NF C 7226 50V 10% 22NF C 7227 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654	
C 7228 50V 10% 22NF C 7229 50V 10% 22NF C 7231 50V 10% 22NF C 7252 50V 5% 39PF C 7256 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32666 5322 122 32654	
C 7257 50V 10% 22NF C 7258 2% 15PF C 7259 50V 10% 22NF C 7261 50V 10% 22NF C 7262 2% 15PF	5322 122 32654 4822 122 31823 5322 122 32654 5322 122 32654 4822 122 31823	
C 7263 50V 10% 22NF C 7264 50V 10% 22NF C 7266 50V 10% 22NF C 7267 50V 10% 22NF C 7268 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654	

POSNR	DESCRIPTION	ORDERING CODE
C 7269	50V 10% 22NF	5322 122 32654
C 7271	50V 10% 22NF	5322 122 32654
C 7272	50V 10% 22NF	5322 122 32654
C 7273	50V 10% 22NF	5322 122 32654
C 7274	50V 10% 22NF	5322 122 32654
C 7276 C 7277 C 7278 C 7279 C 7281	50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654
C 7282	50V 10% 22NF	5322 122 32654
C 7283	50V 10% 22NF	5322 122 32654
C 7284	50V 10% 22NF	5322 122 32654
C 7351	50V 10% 22NF	5322 122 32654
C 7352	50V 10% 22NF	5322 122 32654
C 7353 C 7354 C 7356 C 7357 C 7358	50V 10x 22NF 50V 10x 22NF 50V 10x 22NF 50V 10x 22NF 50V 10x 22NF 50V 10x 22NF	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654
C 7359	50V 10% 22NF	5322 122 32654
C 7361	50V 10% 22NF	5322 122 32654
C 7362	50V 10% 22NF	5322 122 32654
C 7402	50V 5% 10PF	5322 122 32448
C 7404	50V 10% 22NF	5322 122 32654
C 7406	50V 10% 22NF	5322 122 32654
C 7407	50V 10% 22NF	5322 122 32654
C 7408	50V 5% 47PF	5322 122 32452
C 7409	50V 10% 22NF	5322 122 32654
C 7411	50V 10% 22NF	5322 122 32654
C 7412	50V 10% 22NF	5322 122 32654
C 7413	50V 10% 22NF	5322 122 32654
C 7414	50V 10% 22NF	5322 122 32654
C 7416	50V 10% 22NF	5322 122 32654
C 7417	50V 10% 22NF	5322 122 32654
C 7418 C 7419 C 7421 C 7422 D 5301	50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF DQ0146T	5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654 5322 209 71708
D 5302 D 5401 D 5402 D 5403 D 5404	000146T 000146T 000146T 000146T 000146T	5322 209 71708 5322 209 71708 5322 209 71708 5322 209 71708 5322 209 71708 5322 209 71708
D 7201	0Q0146T	5322 209 71708
D 7202	0Q0146T	5322 209 71708
D 7251	0Q0146T	5322 209 71708
D 7252	0Q0127T	5322 209 70391
D 7253	0Q0127T	5322 209 70391
D 7351	100114Y PEL	5322 209 81492
D 7352	100107Y PEL	5322 209 71663
D 7401	000146T	5322 209 71708
D 7402	000127T	5322 209 70391
R 5301	MCR18 1x 51E	5322 111 91352
R 5302	MCR18 1% 51E	5322 111 91352
R 5303	MCR18 1% 47E	4822 111 90217
R 5304	MCR18 1% 47E	4822 111 90217
R 5307	MCR18 1% 3K9	5322 111 91135
R 5308	MCR18 1% 2K2	4822 111 90248
R 5309	MCR18 1% 2K2	4822 111 90248
R 5311	MCR18 1% 3K9	5322 111 91135
R 5312	MCR18 1% 100E	5322 111 91134
R 5313	MCR18 1% 39E	4822 111 90361
R 5314	MCR18 1% 27K	4822 111 90542

POSNR	DESCRI	PTION	ORDERING CODE
R 5316	MCR18	1% 100E	5322 111 91134
R 5317	MCR18	1% 1K2	5322 111 90096
R 5318	MCR18	1% 100E	5322 111 91134
R 5319	MCR18	1% 100E	5322 111 91134
R 5331	MCR18	1% 51E	5322 111 91352
R 5332	MCR18	1% 51E	5322 111 91352
R 5333	MCR18	1% 47E	4822 111 90217
R 5334	MCR18	1% 47E	4822 111 90217
R 5337	MCR18	1% 3K9	5322 111 91135
R 5338	MCR18	1% 2K2	4822 111 90248
R 5339	MCR18	1% 2K2	4822 111 90248
R 5341	MCR18	1% 3K9	5322 111 91135
R 5342	MCR18	1% 100E	5322 111 91134
R 5343	MCR18	1% 39E	4822 111 90361
R 5344	MCR18	1% 27K	4822 111 90542
R 5346	MCR18	1% 100E	5322 111 91134
R 5347	MCR18	1% 1K2	5322 111 90096
R 5348	MCR18	1% 100E	5322 111 91134
R 5349	MCR18	1% 100E	5322 111 91134
R 5481	MCR18	1% 47E	4822 111 90217
R 5402	MCR18	1% 47E	4822 111 90217
R 5407	MCR18	1% 100E	5322 111 91134
R 5408	MCR18	1% 100E	5322 111 91134
R 5409	RC-01	5% 4E7	5322 111 90376
R 5411	RC-01	5% 4E7	5322 111 90376
R 5412	MCR18	1% 47E	4822 111 90217
R 5414	MCR18	1% 47E	4822 111 90217
R 5416	MCR18	1% 47E	4822 111 90217
R 5417	MCR18	1% 47E	4822 111 90217
R 5418	MCR18	1% 47E	4822 111 90217
R 5419	MCR18	1% 47E	4822 111 90217
R 5421	RC-01	5% 4E7	5322 111 90376
R 5422	RC-01	5% 4E7	5322 111 90376
R 5423	MCR18	1% 82E	4822 111 90124
R 5424	MCR18	1% 82E	4822 111 90124
R 5426	MCR18	1x 47E	4822 111 90217
R 5427	MCR18	1x 47E	4822 111 90217
R 5428	MCR18	1x 47E	4822 111 90217
R 5429	MCR18	1x 47E	4822 111 90217
R 5441	MCR18	1x 47E	4822 111 90217
R 5442	MCR18	1% 47E	4822 111 90217
R 5447	MCR18	1% 100E	5322 111 91134
R 5448	MCR18	1% 100E	5322 111 91134
R 5449	RC-01	5% 4E7	5322 111 90376
R 5451	RC-01	5% 4E7	5322 111 90376
R 5452	MCR18	1% 47E	4822 111 90217
R 5454	MCR18	1% 47E	4822 111 90217
R 5456	MCR18	1% 47E	4822 111 90217
R 5457	MCR18	1% 47E	4822 111 90217
R 5458	MCR18	1% 47E	4822 111 90217
R 5459	MCR18	1% 47E	4822 111 90217
R 5461	RC-01	5% 4E7	5322 111 90376
R 5462	RC-01	5% 4E7	5322 111 90376
R 5463	MCR18	1% 82E	4822 111 90124
R 5464	MCR18	1% 82E	4822 111 90124
R 5466	MCR18	1% 47E	4822 111 90217
R 5467	MCR18	1% 47E	4822 111 90217
R 5468	MCR18	1% 47E	4822 111 90217
R 5469	MCR18	1% 47E	4822 111 90217
R 5471	MCR18	1% 47E	4822 111 90217
R 7201	MCR18	1% 47E	4822 111 90217
R 7202	MCR18	1% 100E	5322 111 91134
R 7203	MCR18	1% 100E	5322 111 91134
R 7204	MCR18	1% 3K9	5322 111 91135
R 7206	MCR18	1% 2K2	4822 111 90248

POSNR	DESCRI	PTION	ORDERING CODE
R 7207	MCR18	1% 100E	5322 111 91134
R 7209	MCR18	1% 2K2	4822 111 90248
R 7211	MCR18	1% 3K9	5322 111 91135
R 7212	MCR18	1% 47E	4822 111 90217
R 7213	MCR18	1% 51E	5322 111 91352
R 7216	MCR18	1% 100E	5322 111 91134
R 7217	MCR18	1% 1K2	5322 111 90096
R 7218	MCR18	1% 47E	4822 111 90217
R 7221	MCR18	1% 47E	4822 111 90217
R 7222	MCR18	1% 47E	4822 111 90217
R 7223	MCR18	1x 47E	4822 111 90217
R 7224	MCR18	1x 100E	5322 111 91134
R 7226	MCR18	1x 100E	5322 111 91134
R 7227	MCR18	1x 47E	4822 111 90217
R 7228	MCR18	1x 47E	4822 111 90217
R 7229	MCR18	1% 47E	4822 111 90217
R 7231	MCR18	1% 47E	4822 111 90217
R 7232	MCR18	1% 1K2	5322 111 90096
R 7233	MCR18	1% 1K2	5322 111 90096
R 7234	MCR18	1% 27K	4822 111 90542
R 7235	MCR18	1% 39E	4822 III 90361
R 7236	MCR18	1% 1%8	5322 III 90101
R 7237	MCR18	1% 1%8	5322 III 90101
R 7238	MCR18	1% 47E	4822 III 90217
R 7239	MCR18	1% 100E	5322 III 91134
R 7240	MCR18	1% 39E	4822 111 90361
R 7241	MCR18	1% 47E	4822 111 90217
R 7242	MCR18	1% 3K9	5322 111 91135
R 7243	MCR18	1% 100E	5322 111 91134
R 7244	MCR18	1% 100E	5322 111 91134
R 7246	MCR18	1% 680E	4822 111 90162
R 7247	MCR18	1% 680E	4822 111 90162
R 7248	MCR18	1% 47E	4822 111 90217
R 7249	MCR18	1% 47E	4822 111 90217
R 7251	MCR18	1% 2K7	4822 111 90569
R 7252	MCR18	1% 1K5	4822 111 90151
R 7253	MCR18	1% 100E	5322 111 91134
R 7254	MCR18	1% 68E	4822 111 90203
R 7256	MCR18	1% 1K5	4822 111 90151
R 7257	MCR18	1% 2K7	4822 111 90569
R 7258	MCR18	1% 330E	5322 111 90106
R 7259	MCR18	1% 330E	5322 111 90106
R 7261	MCR18	1% 100E	5322 111 91134
R 7262	MCR18	1% 47E	4822 111 90217
R 7263	MCR18	1% 100E	5322 111 91134
R 7264	MCR18	1% 47E	4822 111 90217
R 7266	MCR18	1% 100E	5322 111 91134
R 7267	MCR18	1% 3K9	5322 111 91135
R 7268	MCR18	1% 100E	5322 111 91134
R 7269	MCR18	1% 100E	5322 111 91134
R 7271	MCR18	1% 470E	5322 111 90109
R 7272	MCR18	1% 47E	4822 111 90217
R 7273	MCR18	1% 470E	5322 111 90109
R 7274	MCR18	1% 47E	4822 111 90217
R 7276	MCR18	1% 3K9	5322 111 91135
R 7277	MCR18	1% 3K9	5322 111 91135
R 7278	MCR18	1% 47E	4822 111 90217
R 7279	MCR18	1% 1K8	5322 111 90101
R 7281	MCR18	1% 47E	4822 111 90217
R 7282	MCR18	1% 680E	4822 111 90162
R 7283	MCR18	1% 47E	4822 111 90217
R 7284	MCR18	1% 680E	4822 111 90162
R 7286	MCR18	1% 47E	4822 111 90217
R 7287	MCR18	1% 100E	5322 111 91134
R 7288	MCR18	1% 330E	5322 111 90106

POSNR	DESCRI	PTION	ORDERING CODE
R 7289	MCR18	1% 47E	4822 111 90217
R 7291	MCR18	1% 330E	5322 111 90106
R 7292	MCR18	1% 68E	4822 111 90203
R 7293	RC-01	5% 6E8	4822 111 90254
R 7294	MCR18	1% 560E	5322 111 90113
R 7297	MCR18	1x 47E	4822 111 90217
R 7298	MCR18	1x 470E	5322 111 90109
R 7299	MCR18	1x 47E	4822 111 90217
R 7301	MCR18	1x 470E	5322 111 90109
R 7302	MCR18	1x 470E	4822 111 90217
R 7303	MCR18	1% 3K9	5322 111 91135
R 7304	MCR18	1% 3K9	5322 111 91135
R 7306	MCR18	1% 1K8	5322 111 90101
R 7307	MCR18	1% 47E	4822 111 90217
R 7308	MCR18	1% 680E	4822 111 90162
R 7309	MCR18	1% 47E	4822 111 90217
R 7311	MCR18	1% 680E	4822 111 90162
R 7312	MCR18	1% 47E	4822 111 90217
R 7313	MCR18	1% 100E	5322 111 91134
R 7314	MCR18	1% 330E	5322 111 90106
R 7316	MCR18	1% 47E	4822 111 90217
R 7317	MCR18	1% 560E	5322 111 90113
R 7318	MCR18	1% 330E	5322 111 90106
R 7319	MCR18	1% 68E	4822 111 90203
R 7321	RC-01	5% 6E8	4822 111 90254
R 7351	MCR18	1% 10K	4822 111 90249
R 7352	MCR18	1% 10K	4822 111 90249
R 7353	MCR18	1% 68E	4822 111 90203
R 7354	MCR18	1% 270E	4822 111 90154
R 7356	MCR18	1% 56E	4822 111 90239
R 7357	MCR18		4822 111 90203
R 7358	MCR18		4822 111 90203
R 7359	MCR18		5322 111 91352
R 7361	MCR18		4822 111 90203
R 7362	MCR18		4822 111 90154
R 7363	MCR18	1% 56E	4822 111 90239
R 7364	MCR18	1% 68E	4822 111 90203
R 7366	MCR18	1% 10K	4822 111 90249
R 7367	MCR18	1% 10K	4822 111 90249
R 7368	MCR18	1% 68E	4822 111 90203
R 7369	MCR18	1% 680E	4822 111 90162
R 7371	MCR18	1% 680E	4822 111 90162
R 7372	MCR18	1% 68E	4822 111 90203
R 7373	MCR18	1% 270E	4822 111 90154
R 7374	MCR18	1% 56E	4822 111 90239
R 7376	MCR18	1% 68E	4822 111 90203
R 7401	MCR18	1% 27K	4822 111 90542
R 7402	MCR18	1% 47E	4822 111 90217
R 7403	MCR18	1% 100E	5322 111 91134
R 7404	MCR18	1% 100E	5322 111 91134
R 7406	MCR18	1% 3K9	5322 111 91135
R 7407	MCR18	1% 1K5	4822 111 90151
R 7409	MCR18	1% 1K5	4822 111 90151
R 7411	MCR18	1% 3K9	5322 111 91135
R 7412	MCR18	1% 68E	4822 111 90203
R 7413	MCR18	1% 47E	4822 111 90217
R 7414	MCR18	1% 108E	5322 111 91134
R 7416	MCR18	1% 51E	5322 111 91352
R 7418	MCR18	1% 1K2	5322 111 90096
R 7419	MCR18	1% 82E	4822 111 90124
R 7421	MCRI8	1x 100E	5322 111 91134
R 7422	MCRI8	1x 100E	5322 111 91134
R 7423	MCRI8	1x 47E	4822 111 90217
R 7424	MCRI8	1x 47E	4822 111 90217
R 7426	MCRI8	1x 3K9	5322 111 91135

POSNR	DESCRIPTION	ORDERING CODE
R 7427 R 7428 R 7429 R 7431 R 7432	MCR18 1% 3K9 MCR18 1% 47E MCR18 1% 1K8 MCR18 1% 47E MCR18 1% 47E MCR18 1% 680E	5322 111 91135 4822 111 90217 5322 111 90101 4822 111 90217 4822 111 90162
R 7433	MCR18 1% 680E	4822 111 90162
R 7434	MCR18 1% 100E	5322 111 91134
R 7436	MCR18 1% 330E	5322 111 90106
R 7437	MCR18 1% 47E	4822 111 90217
R 7438	MCR18 1% 18E	5322 111 90139
R 7439	MCR18 1% 330E	5322 111 90106
R 7441	MCR18 1% 100E	5322 111 91134
R 7442	MCR18 1% 560E	5322 111 90113
R 7443	MCR18 1% -47E	4822 111 90217
R 7444	MCR18 1% 47E	4822 111 90217
V 5401 V 5402 V 5441 V 5442 V 7201		5322 130 80267 5322 130 80267 5322 130 80267 5322 130 80267 5322 130 44711
V 7202	BFT92 PEL	5322 130 44711
V 7203	BAM56 TAPE PEL	5322 130 30691
V 7204	BFT92 PEL	5322 130 44711
V 7206	BFT92 PEL	5322 130 44711
V 7251	BFT92 PEL	5322 130 44711
V 7252	BFT92 PEL	5322 130 44711
V 7253	BFR92 PEL	5322 130 42145
V 7254	BFR92 PEL	5322 130 42145
V 7257	BFT92 PEL	5322 130 44711
V 7258	BFT92 PEL	5322 130 44711
V 7259	BFR92 PEL	5322 130 42145
V 7261	BFR92 PEL	5322 130 42145
V 7401	BFT92 PEL	5322 130 44711
V 7402	BFT92 PEL	5322 130 44711
V 7403	BFR92 PEL	5322 130 42145
V 7404	BFR92 PEL	5322 130 42145

UNIT A46	UNIT A47	UNIT A48	UNIT A49
POSHR _ DESC	RIPTION	ORDER]	NG CODE
C 6401 50V C 6402 50V C 6406 50V C 6407 50V C 6408 50V	10% 22NF 10% 22NF 10% 22NF 10% 22NF 10% 22NF	5322 1 5322 1 5322 1	122 32654 122 32654 122 32654 122 32654 122 32654
C 6409 50V C 6411 50V C 6412 50V C 6413 50V C 8001 50V	10% 22NF 10% 22NF 10% 22NF 10% 22NF 5% 1NF	5322 1 5322 1 5322 1	122 32654 122 32654 122 32654 122 32654 122 31746
C 8002 50V C 8003 50V C 8004 50V C 8005 50V C 8006 50V	10% 39NF 5% 1NF 10% 22NF 5% 4.7PF 10% 22NF	5322 1 4822 1 5322 1 5322 1 5322 1	22 31849 22 31746 22 32654 22 32451 22 32654
C 8007 50V C 8012 50V C 8041 50V C 8042 50V C 8043 50V	10x 22NF 5x 22PF 5x 1NF 10x 39NF 5x 1NF	5322 1 4822 1 5322 1 4822 1	122 32654 122 32658 122 31746 122 31849 122 31746
C 8044 50V C 8045 50V C 8046 50V C 8047 50V C 8052 50V	10% 22NF 5% 4.7PF 10% 22NF 10% 22NF 5% 22PF	5322 1 5322 1 5322 1 5322 1 5322 1	122 32654 122 32451 122 32654 122 32654 122 32658
C 8061 50V C 8062 50V C 8063 50V C 8064 50V C 8201 50V	10% 22NF 10% 22NF 10% 22NF 10% 22NF 5% 1NF	5322 1 5322 1 5322 1 5322 1 4822 1	22 32654 22 32654 22 32654 22 32654 22 31746
C 8202 50V C 8203 50V C 8204 50V C 8205 50V C 8206 50V	10% 39NF 5% 1NF 10% 22NF 5% 4.7PF 10% 22NF	5322 1 4822 1 5322 1 5322 1 5322 1	122 31849 122 31746 122 32654 122 32451 122 32654
C 8207 50V C 8212 50V C 8241 50V C 8242 50V C 8243 50V	10x 22MF 5x 22PF 5x 1NF 10x 39MF 5x 1NF	5322 1 5322 1 4822 1 5322 1 4822 1	122 32654 122 32658 122 31746 122 31849 122 31746
C 8244 50V C 8245 50V C 8246 50V C 8247 50V C 8252 50V	10% 22NF 5% 4.7PF 10% 22NF 10% 22NF 5% 22PF	5322 1 5322 1 5322 1	122 32654 122 32451 122 32654 122 32654 122 32658
C 8261 50V C 8262 50V C 8263 50V C 8264 50V C 8701 50V	10% 22NF 10% 22NF 10% 22NF 10% 22NF 10% 22NF	5322 1 5322 1 5322 1	122 32654 122 32654 122 32654 122 32654 122 32654
C 8702 50V C 8703 50V C 8704 50V C 8706 50V C 8707 50V	10% 22NF 10% 22NF 10% 22NF 10% 22NF 10% 22NF	5322 1 5322 1 5322 1 5322 1 5322 1	122 32654 122 32654 122 32654 122 32654 122 32654
C 8708 50V C 8709 50V C 8711 50V C 8712 50V C 8714 50V	5% 0.56PF 5% 5.6PF 5% 0.56PF 5% 5.6PF 5% 1NF	5322 1 5322 1 5322 1	122 33083 122 32967 122 33083 122 32967 122 31746

POSNR DES	SCRIPTION	ORDERING CODE
C 8716 50	DV 5% 1NF	
C 8717 50 C 8718 50 C 8719 50V	3V 5% 1NF	6822 122 31766
C 8721 50	DV 5% 5.6PF	5322 122 32967
C 8722 50V C 8723 50 C 8724 50 D 6401 F10		5322 122 33083 5322 122 32967 5322 122 32654 5322 209 71667
D 6401 F10	00124FC FSC 0102Y PEL	5322 209 71667 5322 209 82121
D 6403 100 D 6404 100	DIOZY PEL	5322 209 82121 5322 209 71664
D 6406 100 D 6407 100 D 6408 100	0102Y PEL 0131Y PEL 0131Y PEL 0131Y PEL 0131Y PEL	5322 209 71664 5322 209 71664
D 6409 100	DIDOV PEI	5322 209 82121
N 8701 UA7	0102Y PEL 741SC FSC R18 1% 100E R18 1% 100E	5322 209 71669
R 6402 MCF		
R 6403 MCF R 6404 MCF R 6406 MCF	R18 1% 100E	5322 111 91134 5322 111 91134 5322 111 91134 5322 111 91134
R 6407 MCF R 6408 MCF	R18 1% 100E	5322 111 91134 5322 111 91134 4822 111 90569
R 6409 MCF R 6411 MCF	R18 1% 680E R18 1% 2K7	4822 111 90162 4822 111 90569
R 6412 MCF R 6413 MCF	RIS 1% 680E RIS 1% 100E	4822 111 90162 5322 111 91134
R 6414 MCF		5322 111 91134
R 6416 MCF R 6417 MCF R 6418 MCF	218 12 100F	5322 111 91134 5322 111 91134
R 6419 MCR R 6421 MCR	R18 1% 100E R18 1% 100E	
R 6422 MCR R 6423 MCR R 6424 MCR R 6426 MCR	R18 1% 100E R18 1% 100E R18 1% 100E	5322 111 91134 5322 111 91134
R 6422 MCR R 6423 MCR R 6424 MCR R 6426 MCR R 6427 MCR	R18 1% 100E R18 1% 100E R18 1% 51E R18 1% 51E	5322 111 91134 5322 111 91134 5322 111 91134 5322 111 91352 5322 111 91352
D 4628 MCD	R18 1% 2K7	4822 111 90569 4822 111 90162
R 6431 MCR R 6432 MCR	R18 1% 100F	5322 111 91134 5322 111 91134
D 4474 MCD	R18 1% 100E R18 1% 100E	5322 111 91134 5322 111 91134
R 6437 MCR R 6438 MCR R 6439 MCR	R18 1% 1K	4822 111 90245 5322 111 90092
R 6441 MCR R 6443 MCR R 6446 MCR R 6447 MCR	R18 1% 51E R18 1% 100E	5322 111 91352 5322 111 91134 5322 111 91134 5322 111 90092
R 6446 MCR R 6447 MCR R 6448 MCR	R18 1% 100E R18 1% 100E R18 1% 1K R18 1% 100E	5322 111 91134 5322 111 90092 5322 111 91134
		5322 111 91134
R 6449 MCR R 6451 MCR R 6452 MCR R 6453 MCR R 6454 MCR	118 1% 100E 118 1% 100E 118 1% 100E	5322 111 91134 5322 111 91134 5322 111 91134 5322 111 91134
R 6458 MCR R 6459 MCR	118 1% 100E 118 1% 10K	5322 111 91134 5322 111 91134 4822 111 90249
R 6461 MCR R 6462 MCR	18 12 15K	4822 111 90196 4822 111 90162

POSNR	DESCRIF	PTION	ORDERING CODE
R 6463	MCR18	1% 680E	4822 111 90162
R 6464	MCR18	1% 680E	4822 111 90162
R 6466	MCR18	1% 2K7	4822 111 90569
R 6467	MCR18	1% 680E	4822 111 90162
R 6468	MCR18	1% 100E	5322 111 91134
R 6469	MCR18	1% 100E	5322 111 91134
R 6471	MCR18	1% 510E	4822 111 90245
R 6472	MCR18	1% 1K	5322 111 90092
R 6473	MCR18	1% 2K7	4822 111 90569
R 6474	MCR18	1% 120E	4822 111 90339
R 6476	MCR18	1% 120E	4822 111 90339
R 6501	MCR18	1% 10K	4822 111 90249
R 6502	MCR18	1% 15K	4822 111 90196
R 6503	MCR18	1% 100E	5322 111 91134
R 6504	MCR18	1% 100E	5322 111 91134
R 6506	MCR18	1x 510E	4822 111 90245
R 6507	MCR18	1x 510E	4822 111 90245
R 6508	MCR18	1x 1K	5322 111 90092
R 6509	MCR18	1x 100E	5322 111 91134
R 6511	MCR18	1x 100E	5322 111 91134
R 6512	MCRIS	1% 100E	5322 111 91134
R 6513	MCRIS	1% 100E	5322 111 91134
R 6514	MCRIS	1% 100E	5322 111 91134
R 6516	MCRIS	1% 100E	5322 111 91134
R 6517	MCRIS	1% 100E	5322 111 91134
R 6518	MCR18	1% 100E	5322 111 91134
R 6519	MCR18	1% 100E	5322 111 91134
R 6521	MCR18	1% 1K	5322 111 90092
R 6522	MCR18	1% 1K	5322 111 90092
R 6523	MCR18	1% 510E	4822 111 90245
R 6524	MCR18	1% 100E	5322 111 91134
R 6526	MCR18	1% 100E	5322 111 91134
R 6527	MCR18	1% 2K7	4822 111 90569
R 6528	MCR18	1% 680E	4822 111 90162
R 6529	MCR18	1% 1K	5322 111 90092
R 6531	MCR18	1x 510E	4822 111 90245
R 6532	MCR18	1x 3K	5322 111 91351
R 6533	MCR18	1x 680E	4822 111 90162
R 6534	MCR18	1x 100E	5322 111 91134
R 6536	MCR18	1x 100E	5322 111 91134
R 6537	MCR18	1x 100E	5322 111 91134
R 6538	MCR18	1x 100E	5322 111 91134
R 6539	MCR18	1x 100E	5322 111 91134
R 6541	RC-01	5x 3E3	4822 111 90388
R 6542	RC-01	5x 3E3	4822 111 90388
R 8001	MCR18	1% 1K	5322 111 90092
R 8002	MCR18	1% 1K	5322 111 90092
R 8003	MCR18	1% 4K7	5322 111 90111
R 8004	MCR18	1% 1K8	5322 111 90101
R 8006	MCR18	1% 10K	4822 111 90249
R 8007	MCR18	1% 22K	5322 111 91349
R 8008	MCR18	1% 10K	4822 111 90249
R 8009	MCR18	1% 100K	4822 111 90214
R 8011	MCR18	1% 1K	5322 111 90092
R 8012	MCR18	1% 10K	4822 111 90249
R 8013	MCR18	1% 10K	4822 111 90249
R 8014	MCR18	1% 33E	4822 111 90357
R 8016	MCR18	1% 3K9	5322 111 91135
R 8017	MCR18	1% 33E	4822 111 90357
R 8018	MCR18	1% 1K	5322 111 90092
R 8019	MCR18	1% 47E	4822 111 90217
R 8020	MCR18	1% 33E	4822 111 90357
R 8021	MCR18	1% 100E	5322 111 91134
R 8023	MCR18	1% 150E	5322 111 90098
R 8024	MCR18	1% 150E	5322 111 90098

POSNR	DESCRIPTI	ON .	ORDERING	CODE
R 8026 R 8027 R 8028 R 8029 R 8031	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	% 18K % 4K7 % 4K7	5322 111 4822 111 5322 111 5322 111 4822 111	90098 90249 90111 90111 90202
R 8041 R 8042 R 8043 R 8044 R 8046	MCR18 1 MCR18 1 MCR18 1	X 1K X 1K X 4K7 X 1K8 X 10K	5322 111 5322 111 5322 111 5322 111 4822 111	90092 90092 90111 90101 90249
R 8047 R 8048 R 8049 R 8051 R 8052	MCR18 1 MCR18 1	X 22K X 10K X 100K X 1K X 10K	5322 111 4822 111 4822 111 5322 111 4822 111	91349 90249 90214 90092 90249
R 8053 R 8054 R 8056 R 8057 R 8058	MCR18 1 MCR18 1 MCR18 1	X 10K X 33E X 3K9 X 33E X 1K	4822 111 4822 111 5322 111 4822 111 5322 111	90249 90357 91135 90357 90092
R 8059 R 8060 R 8061 R 8063 R 8064	MCR18 1 MCR18 1	% 47E % 33E % 100E % 150E % 150E	4822 111 4822 111 5322 111 5322 111 5322 111	90217 90357 91134 90098 90098
R 8066 R 8067 R 8068 R 8069 R 8071	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	% 10K % 4K7 % 4K7	5322 111 4822 111 5322 111 5322 111 4822 111	90098 90249 90111 90111 90202
R 8081 R 8082 R 8083 R 8084 R 8086		% 22K	4822 111 4822 111 5322 111 5322 111 5322 111	90214 90214 90101 91349 90118
R 8087 R 8088 R 8089 R 8091 R 8092	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	× 100K × 1K × 100K	4822 111 4822 111 5322 111 4822 111 4822 111	90157 90214 90092 90214 90196
R 8093 R 8201 R 8202 R 8203 R 8204	MCR18 1 MCR18 1	% 4K7	4822 111 5322 111 5322 111 5322 111 5322 111	90196 90092 90092 90111 90101
R 8206 R 8207 R 8208 R 8209 R 8211		% 100K	4822 111 5322 111 4822 111 4822 111 5322 111	90249 91349 90249 90214 90092
R 8212 R 8213 R 8214 R 8216 R 8217	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	% 10K % 33E % 3K9	4822 111 4822 111 4822 111 5322 111 4822 111	90249 90249 90357 91135 90357
R 8218 R 8219 R 8220 R 8221 R 8223	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	% 47E % 33E % 100E	5322 111 4822 111 4822 111 5322 111 5322 111	90092 90217 90357 91134 90098
R 8224 R 8226 R 8227 R 8228 R 8229	MCR18 1 MCR18 1 MCR18 1 MCR18 1 MCR18 1	% 150E % 10K % 4K7	5322 111 5322 111 4822 111 5322 111 5322 111	90098 90098 90249 90111 90111

POSNR	DESCRIPTION	ORDERING CODE
R 8231	MCR18 1% 68K	4822 111 90202
R 8241	MCR18 1% 1K	5322 111 90092
R 8242	MCR18 1% 1K	5322 111 90092
R 8243	MCR18 1% 4K7	5322 111 90111
R 8244	MCR18 1% 1K8	5322 111 90101
R 8249 R 8251	MCR18 1% 10K MCR18 1% 22K MCR18 1% 10K MCR18 1% 100K MCR18 1% 1K	4822 111 90249 5322 111 91349 4822 111 90249 4822 111 90214 5322 111 90092
R 8252	MCR18 1% 10K	4822 111 90249
R 8253	MCR18 1% 10K	4822 111 90249
R 8254	MCR18 1% 33E	4822 111 90357
R 8256	MCR18 1% 3K9	5322 111 91135
R 8257	MCR18 1% 3K9	4822 111 90357
R 8258	MCR18 1% 1K	5322 111 90092
R 8259	MCR18 1% 47E	4822 111 90217
R 8260	MCR18 1% 33E	4822 111 90357
R 8261	MCR18 1% 100E	5322 111 91134
R 8263	MCR18 1% 150E	5322 111 90098
R 8264	MCR18 1% 150E	5322 111 90098
R 8266	MCR18 1% 150E	5322 111 90098
R 8267	MCR18 1% 10K	4822 111 90249
R 8268	MCR18 1% 4K7	5322 111 90111
R 8269	MCR18 1% 4K7	5322 111 90111
R 8271	MCR18 1% 68K	4822 111 90202
R 8281	MCR18 1% 100K	4822 111 90214
R 8282	MCR18 1% 100K	4822 111 90214
R 8283	MCR18 1% 1X8	5322 111 90101
R 8284	MCR18 1% 22K	5322 111 91349
R 8286	MCR18 1% 8K2	5322 111 90118
R 8287	MCR18 1% 3K3	4822 111 90157
R 8288	MCR18 1% 100K	4822 111 90214
R 8289	MCR18 1% 1K	5322 111 90092
R 8291	MCR18 1% 100K	4822 111 90214
R 8292	MCR18 1% 15K	4822 111 90196
R 8293	MCR18 1% 15K	4822 111 90196
R 8701	MCR18 1% 100E	5322 111 91134
R 8702	MCR18 1% 100E	5322 111 91134
R 8703	MCR18 1% 100E	5322 111 91134
R 8704	MCR18 1% 100E	5322 111 91134
R 8706	MCR18 1% 270E	4822 111 90154
R 8707	MCR18 1% 10K	4822 111 90249
R 8708	MCR18 1% 10K	4822 111 90249
R 8709	MCR18 1% 10K	4822 111 90249
R 8711	MCR18 1% 10K	4822 111 90249
R 8712	MCR18 1% 100E	5322 111 91134
R 8713	MCR18 1% 100E	5322 111 91134
R 8714	MCR18 1% 100E	5322 111 91134
R 8716	MCR18 1% 100E	5322 111 91134
R 8717	MCR18 1% 470E	5322 111 90109
R 8718	MCR18 1% 2K2	4822 111 90248
R 8719	MRS16T 1% 46E4	5322 116 53106
V 6401	BCW33 TAPE PEL	5322 130 44337
V 6402	BCW33 TAPE PEL	5322 130 44337
V 6403	BCM30 TAPE PEL	5322 130 44335
V 6406	BCM33 TAPE PEL	5322 130 44337
V 6407	BCM33 TAPE PEL	5322 130 44337
V 6408	BCM33 TAPE PEL	5322 130 44337
V 6409	BCM33 TAPE PEL	5322 130 44337
V 6411	BAW56 TAPE PEL	5322 130 30691
V 6412	BAW56 TAPE PEL	5322 130 30691
V 6413	BCW33 TAPE PEL	5322 130 44337
V 6414	BCW33 TAPE PEL	5322 130 44337
V 6416	BCW30 TAPE PEL	5322 130 44335

POSNR	DESCRIPTION	ORDERING CODE
V 6417	BCW30 TAPE PEL	5322 130 44335
V 6418	BCW30 TAPE PEL	5322 130 44335
V 8001	BF550 PEL	4822 130 42131
V 8002	BFR92 PEL	5322 130 42145
V 8003	BFT92 PEL	5322 130 44711
V 8004	BSV52 PEL	5322 130 44336
V 8041	BF550 PEL	4822 130 42131
V 8042	BFR92 PEL	5322 130 42145
V 8043	BFT92R PEL	5322 130 44713
V 8044	BSV52 PEL	5322 130 44336
V 8201	BF550 PEL	4822 130 42131
V 8202	BFR92 PEL	5322 130 42145
V 8203	BFT92 PEL	5322 130 44711
V 8204	BSV52 PEL	5322 130 44336
V 8241	BF550 PEL	4822 130 42131
V 8242	BFR92 PEL	5322 130 42145
V 8243	BFT92R PEL	5322 130 44713
V 8244	BSV52 PEL	5322 130 44336
V 8701	BAV70 TAPE PEL	5322 130 34331

# 15.5 MISCELLANEOUS PARTS (Figure 15.10)

Item	Qty/. instr.	Description	Ordering	number
1	1.	C.R.T. D18-190GH/129 V1	5322 131	
2	22	Plastic conductor for units AlAll	5322 401	11109
3	22	Red p.c.b. handle	5322 401	11108
4	22	Pin for red p.c.b. handle	5322 402	10036
5	1	Bracket over plug-in units	5322 401	
6	3	Ball cord for unit A15	5322 401	
7	5	Spring for heatsink on unit Al9 for transistors: V4447 - V4448 - V4429 - V4424 - V4426	5322 492	
8 .	1	Bracket for high voltage unit D4601	5322 401	11111
9	1	Power on switch S1	5322 276	




Figure 15.10 Miscellaneous parts.

# 15.6 MAINS CORDS:

Last digit 12nc of oscilloscope (on packing)

European U.S.A. U.K.	version version version	1 3 4	5322 321 21616 5322 321 10446 5322 321 21617 5322 321 21618
Swiss	version	. 5	5322 321 21618
Australian	version	. 8	5322 321 21781

## 15.7 TOOLS:

Oblique cutnipper	5322 395 90564
Cutnipper	5322 395 71004
Extension board	5322 216 51153

# ACCESSORY INFORMATION

# CONTENTS

16.0	Accessory information	16-1	
10.0	Accessory 2	16-1	
16.1	Accessories supplied with the instrument	10 1	
	- 1 700000 (00	16-1	
16.1.1	Passive probe PM8929/09		
16 1 2	Rive contrast filter	16-8	
10.1.2	Front cover	16-8	
16,1,3	Front cover		
160	Ontined consequing	16-8	
10.2	Optional accessories	1/0	
16 2 1	TERE-488/RS232-C bus interface PM8956	10-0	
16.2	Optional accessories	10-9	

#### 16.0 ACCESSORY INFORMATION

#### 16.1 ACCESSORIES SUPPLIED WITH THE INSTRUMENT

#### 16.1.1 Passive probe PM8929/09 with automatic range indication

## 16.1.1.1 Introduction

This 10 x attenuator probe is provided with a special BNC plug with built-in resistor for automatic range indication to advance the V/DIV reading by 10x.

The probe consists of 3 separate units:

- -a compensation box having a BNC male connector output.
- -a cable assembly.
- -a probe body including probe tip and RC assembly.

At delivery the probe has been adjusted to an oscilloscope with an input capacitance of 12pF.

### 16.1.1.2 Characteristics

- -Properties expressed in numerical values with tolerances stated, are guaranteed by the manufacturer.
- -Numerical values without tolerances are typical and represent the characteristics of an average probe.

Electrical

Note:

These characteristics are valid with a termination of 1 MOhm oscilloscope input, unless otherwise stated.

Designation

Specification

Additional information

Attenuation (d.c.)  $10 \times + or - 2 \%$ 

Input impedance

-parallel resis-

tance at d.c.

10 MOhm + or - 1.5 %

at a.c.

see figure 16.1. 13.5 pF

tance

-parallel capaci-

up to 100 kHz

(for parallel capacitance as function of frequency. see figure 16.1).

# Compensation range

-input capacitance 5 pF ... 20 pF of oscilloscope

Bandwidth

-probe only band- d.c. width at osc. (-3 c

d.c. ... 450 MHz (-3 dB)

width at osc. input cap. 10 pF or less

d.c. ... 300 MHz

>10 pF

(-3 dB)

-max.useful system d.c. ... 300 MHz

bandwidth at osc. (- 3 dB)

Note: Up to this freq. the system (probe + osc.) bandwidth is > 95 % of the "osc. only" bandwidth".

Pulse response

Aberrations in addition to osc. aberrations. Oscilloscope bandwidth < useful bandwidth.

-Overshoot < 6 %

-Ringing during + or - 5 %, or first 30 ns after 7 % pk - pk leading edge

-Ringing there-

after

-Tilt

+ or - 2 % < 2 %

Signal delay

7,6 ns + or -

Measured between tip to BNC-output connector.

Maximum voltage

-test voltage

-max. non destruc- 500 V tive input voltage (d.c. + a.c. peak)

) 2,42 kV

(d.c.): type test
-performance check 2,42 kV

0...2 MHz approx. for derating see figure 16.2.

During 1 min (resistance value adapted to test)

During 1 sec

15 mm BNC excluded

Mechanical

-Dimensions length width height

probe body 57 mm 14 mm(max) cable assy 1500 mm 9 mm(max)

compensation box 38 mm 16 mm

pouch 275 mm 195 mm

-Mass 137 w

Standard probe with accessories in pouch.

### Environmental

The characteristics are valid only if the instrument is checked in accordance with the official checking procedure. Details on these procedures and failure criteria are supplied on request by the PHILIPSorganisation in your country, or by PHILIPS, INDUSTRIAL AND ELECTRO-ACQUISTIC SYSTEMS DIVISION, EINDHOVEN, THE NETHERLANDS.

Operating temperature

-10 °C ... +55 °C

Storage temperature

-62 °C ... +85 °C

Maximum humidity

95 % relative humidity

Altitude

-operating

To 4500 m

-non-operating

To 12000 m

Vibration (operating)

- freq. 5...15 Hz

7 min each axis, excursion 1,5 mm (p-p) and 7  $m/s^2(0,7g)$ 

acceleration at 15 Hz.

- freq. 15...25 Hz

3 min each axis, excursion 1 mm (p-

p) and 13 m/s<sup>2</sup>(1,3 g) acceleration at 25 Hz.

- freg.25...55 Hz

5 min each axis, excursion 0,5 mm (p-p) and 30 m/s<sup>2</sup>(3 g)

acceleration at 55 Hz.

10 min at each resonance freq.

Resonance dwell Shock (operating)

300  $m/s^2$  (30 g), half sine-wave shock, duration is 11 ms. (3 shocks per direction for a total of 18

shocks).




Figure 16.1. Input impedance v.s. Frequency




Figure 16.2. AC component (pk) of max, input voltage v.s. Frequency

### Accessories

-Accessory kit, contents:

-Earth cable

-Spring-loaded test clip

-Set marking rings

-Probe tip (2x)

-Insulating cap

-DIL cap

-Wrap pin adapter

-Earth bus

- Instruction manual

### 16.1.1.3 Description of accessories

Earth cable: To minimize ringing in a signal, an earth cable is provided. This cable must first be plugged into the probe body and then be connected to the nearest earth point of the circuit to be measured.

Spring-loaded test clip: This is a provision for hands-free connection to a test point or component lead.

Marking rings: At delivery a set of 3 different colour marking rings (red, white and blue) are provided. This can be used to help identify the specific probes when using more than one probe on an oscilloscope.

Probe tip: A spare set of 2 probe tips are standard supplied with the probe. When a probe tip is damaged it can be pulled out by means of a pair of pliers. Then a new tip must be firmly pushed in.

Insulating cap: An insulating cap is provided to cover the metal part of the probe during measurements in densely wired circuits.

D.I.L. cap: This is a cap facilitating measurements on dual-in-line integrated circuits.

Wrap pin adapter: The wrap pin adapter is a provision to make handsfree connection to a wire wrapped pin circuit.

Earth bus: This is a provision to minimize ringing in VHF signels, when earthing must be as short as possible.

### 16.1.1.4 Dismantling

WARNING: The probe shall be disconnected from all voltage sources before any unit separation, replacement or maintenance will be carried out.

Dismantling the probe body.

The probe body can be removed by sliding the probe body from the cable assembly,

Dismantling the compensation box

- Unscrew the knurled nut in a counter-clockwise direction.
- Remove the compensation box by sliding it from the cable assy.
- Slid the cap sideways off the compensation box.
- The h.f. adjustment controls are then accessible.


WARNING: If adjustment of the h.f. controls is inevitable, it must be carried out only by a qualified person who is aware of the hazards involved.

### 16.1.1.5 Adjustments

Matching the probe to your oscilloscope

The measuring probe has been adjusted and checked by the manufacturer. However, to match the probe to your oscilloscope, the following manipulation is necessary.

- -Connect the measuring pin to the CAL-socket of the oscilloscope.
- -A trimmer can be adjusted through a hole in the compensation box to obtain optimum square-wave response, see figure 16.3, 16.4 and 16.5.








Figure 16.3 Overcompensation

Figure 16.4 Correct compensation

Figure 16.5 Undercompensation

Adjusting the h.f. step response

WARNING:

If adjustments of the h.f. controls is inevitable, it must be carried out only by a qualified person who is aware of the hazards involved.

The h.f. step response correction network has been adjusted by the manufacturer to match the oscilloscope input. For optimum pulse response, for separate delivered probes, the probe can be adjusted to match your particular oscilloscope.

Later readjustment is only necessary:

- -if the probe is to be used with a different type of oscilloscope.
- -after replacement of a separate unit or an electrical component.

For adjustment, proceed as follows:

- -Dismantle the compensation box, see Section 16.1.1.4.
- -Connect the probe to a fast pulse generator (rise-time not exceeding 1 ns) which is terminated by its characteristic impedance.
- -Adjust the generator for a 6 div/100 kHz pulse.
- -Set all potentiometers fully clockwise and both trimmers C2 and C4 for minimum capacity.
- -Adjust the adjusting elements according to figure 16.7.






Figure 16.6 Adjusting elements

Figure 16.7 Adjusting elements v.s. h.f. step response

### 16.1.1.6 Parts list

For ease of handling some spare parts are delivered in larger quantities as a set.

rrem	Q.ty	Ordering	number	Description
1	1	5322 264	20056	Probe body
2	1	5322 321	21113	Cable assy - 1.5 m
3	1	5322 219	80646	Compensation box
4	1	5322 321	20223	Earth cable
5	1	5322 264	24019	Spring-loaded test clip
6	6	5322 310	30624	Set of probe tips
7	6	5322 310	30623	Set of insulating cap
8	6	5322 310	30626	Set of DIL cap
9	4	5322 310	30627	Set of WRAP-pin adapter
10	6	5322 267	10043	Set of earth bus
COMPA	DED TO THE PER PER PER PER PER PER PER PER PER PE	TRIMER HOTCH	ES FOR MARKING R	© PROBE TP

Figure 16.8. Probe with accessories

### 16.1.2 Blue contrast filter




Figure 16.9 Blue contrast filter. (Factory installed !)

### 16.1.3 Front cover




Figure 16.10 Oscilloscope with front cover.

## 16.2 OPTIONAL ACCESSORIES

# 16.2.1 IEEE-488/RS232-C bus intelligent interface PM8956

The interface is a general-purpose bus interface designed according to the IEEE-488/RS232-C standard. This option can be either retrofitted or factory installed. It enables the oscilloscope to be used in a measuring system together with other IEEE-488/RS232-C bus compatible instruments.

For more detailed installation, operating or service information concerning this facility, refer to the separate booklet: IEEE-488/RS232-C BUS - INTELLIGENT INTERFACE PM8956